MD1711K6-G Supertex, MD1711K6-G Datasheet
MD1711K6-G
Specifications of MD1711K6-G
Related parts for MD1711K6-G
MD1711K6-G Summary of contents
Page 1
... General Description The Supertex MD1711 for a two-channel, 5-level, high voltage and high speed transmitter driver designed for medical ultrasound imaging applications, but can also be used for metal flaw detection, non-destructive evaluation, and for driving piezoelectric transducers. The MD1711 is a two-channel logic controller circuit with low impedance MOSFET gate drivers ...
Page 2
... Positive gate drive supply DD2 AV DV Negative gate drive and bias supply SS, SS Pin Configurations 48-Lead QFN 7x7mm body, 1.0mm height (max), 0.50mm pitch MD1711K6-G Value -0.5V to +5.5V -0.5V to +15V -0.5V to +15V Package Marking -15V to +0.5V 50°C/W 29°C/W +125C -65°C to 150°C 1.2W ...
Page 3
Operating Supply Voltages and Currents (Over operating conditions unless otherwise specified, AV Sym Parameter I Logic supply current VLL I Positive bias current AVDD1 I I Negative drive and bias supply current AVSS & DVSS I Positive drive current 1 ...
Page 4
AC Electrical Characteristics (Over operating conditions unless otherwise specified, AV Sym Parameter f Output frequency range OUT Propagation delay when t output is from low to high PH Propagation delay when t output is from high to low PL t ...
Page 5
Truth Table for Channels A and B (For SEL = L) Logic Control Inputs HVEN1/ HVEN2/ SEL EN Clamp POS2 NEG2 ...
Page 6
Truth Table for Channels A and B (For SEL = H) Logic Control Inputs HVEN1/ HVEN2/ SEL EN Clamp POS2 NEG2 ...
Page 7
Timing Diagram POS NEG A / NEG ...
Page 8
... NEGB / NEG1B HVEN1B / POS2B HVEN2B / NEG2B ClampB AGND DGND 10nF 10nF 10nF 10nF 10nF 10nF 10nF 10nF Supertex MD1711 Supertex TC6320 8 MD1711 +100V 1 F -100V 1 F +100V 1 F Piezoelectric Transducer A -100V 1 F +100V 1 F -100V 1 F +100V 1 F Piezoelectric Transducer B -100V 1 F ...
Page 9
Pin Description (48-Lead LQFP & 48-Lead QFN) Pin # Name Description Logic input control for channel A. When SEL = L, the pin is POSA. When SEL = H, the pin 1 POSA / POS1A is POS1A. Logic input control ...
Page 10
Pin # Name Description 26 DGND Digital Ground. 27 OUT-NB2 Output N-Channel gate driver for channel B Gate drive supply voltage. Supplies digital circuitry portion of the gate driver and the main output stage for OUT-PA2, OUT-NA2, ...
Page 11
... Dimension NOM - - (mm) MAX 1.60 0.15 JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001. * This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. Drawings are not to scale. Supertex Doc. #: DSPD-48LQFPFG Version, A061208 View B Seating Plane ...
Page 12
... JEDEC Registration MO-220, Variation VKKD-2, Issue K, June 2006. Drawings are not to scale. Supertex Doc.#: DSPD-48QFNK67X7P050, Version A061208. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) Doc ...