IDT82V2088BBG IDT, Integrated Device Technology Inc, IDT82V2088BBG Datasheet - Page 11
![IC LINE INTERFACE UNIT 208-PBGA](/photos/6/87/68711/idt82v2088bbg_sml.jpg)
IDT82V2088BBG
Manufacturer Part Number
IDT82V2088BBG
Description
IC LINE INTERFACE UNIT 208-PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Type
Line Interface Units (LIUs)r
Datasheet
1.IDT82V2088BBG.pdf
(78 pages)
Specifications of IDT82V2088BBG
Protocol
E1
Voltage - Supply
3.13 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
208-PBGA
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
800-1705
82V2088BBG
82V2088BBG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT82V2088BBG
Manufacturer:
IDT
Quantity:
22
Company:
Part Number:
IDT82V2088BBG
Manufacturer:
IDT
Quantity:
784
Company:
Part Number:
IDT82V2088BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V2088BBG
Manufacturer:
IDT
Quantity:
20 000
OCTAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Table-1 Pin Description (Continued)
Notes:
1. TCLKn missing: the state of TCLKn continues to be high level or low level over 70 clock cycles.
RD1/RDP1
RD2/RDP2
RD3/RDP3
RD4/RDP4
RD5/RDP5
RD6/RDP6
RD7/RDP7
RD8/RDP8
CV1/RDN1
CV2/RDN2
CV3/RDN3
CV4/RDN4
CV5/RDN5
CV6/RDN6
CV7/RDN7
CV8/RDN8
TD1/TDP1
TD2/TDP2
TD3/TDP3
TD4/TDP4
TD5/TDP5
TD6/TDP6
TD7/TDP7
TD8/TDP8
RCLK1
RCLK2
RCLK3
RCLK4
RCLK5
RCLK6
RCLK7
RCLK8
TCLK1
TCLK2
TCLK3
TCLK4
TCLK5
TCLK6
TCLK7
TCLK8
Name
TDN1
TDN2
TDN3
TDN4
TDN5
TDN6
TDN7
TDN8
Output
Output
Input
Input
Type
PQFP208
155
149
143
137
127
121
109
154
148
142
136
126
120
108
156
150
144
138
129
122
152
146
140
134
124
106
151
145
139
132
123
105
153
147
141
135
125
107
115
114
116
110
118
112
117
111
119
113
Pin No.
PBGA208
B15
D15
G15
N15
R16
C14
D14
G14
M13
A15
C16
G16
N16
B16
H14
K14
M15
N14
C15
H13
K13
M14
N13
R15
A16
D16
H15
K15
M16
E15
J15
L15
F13
J14
L14
P15
E16
J16
L16
T16
E14
F15
P14
E13
F14
F16
P16
T15
Transmit and Receive Digital Data Interface
TDn: Transmit Data for Channel 1~8
In Single Rail Mode, the NRZ data to be transmitted is input on these pins. Data on TDn is sampled
into the device on the active edge of TCLKn. The active edge of TCLKn is selected by the TCLK_SEL
bit (TCF0, 02H...). Data is encoded by AMI, HDB3 or B8ZS line code rules before being transmitted to
the line. In this mode, TDNn should be connected to ground.
TDPn/TDNn: Positive/Negative Transmit Data for Channel 1~8
In Dual Rail Mode, the NRZ data to be transmitted is input on these pins. Data on TDPn/TDNn is sam-
pled into the device on the active edge of TCLKn. The active edge of the TCLKn is selected by the
TCLK_SEL bit (TCF0, 02H...) The line code in Dual Rail Mode is as follows:
TCLKn: Transmit Clock for Channel 1~8
These pins input 1.544 MHz for T1/J1 mode or 2.048 MHz for E1 mode transmit clock. The transmit
data on TDn/TDPn or TDNn is sampled into the device on the active edge of TCLKn. If TCLKn is
missing
RDn: Receive Data for Channel 1~8
In Single Rail Mode, the NRZ receive data is output on these pins. Data is decoded according to AMI,
HDB3 or B8ZS line code rules. The active level on RDn pin is selected by the RD_INV bit (RCF0,
07H...).
CVn: Code Violation for Channel 1~8
In Single Rail Mode, the BPV/CV errors in received data streams will be reported by driving pin CVn
to high level for a full clock cycle. The B8ZS/HDB3 line code violation can be indicated when the B8ZS/
HDB3 decoder is enabled. When AMI decoder is selected, the bipolar violation can be indicated.
RDPn/RDNn: Positive/Negative Receive Data for Channel 1~8
In Dual Rail Mode with Clock & Data Recovery (CDR), these pins output the NRZ data with the recov-
ered clock. An active level on RDPn indicates the receipt of a positive pulse on RTIPn/RRINGn while
an active level on RDNn indicates the receipt of a negative pulse on RTIPn/RRINGn. The active level
on RDPn/RDNn is selected by the RD_INV bit (RCF0, 07H...). When CDR is disabled, these pins
directly output the raw RZ sliced data. The output data on RDn and RDPn/RDNn is updated on the
active edge of RCLKn.
RCLKn: Receive Clock for Channel 1~8
These pins output 1.544 MHz for T1/J1 mode or 2.048 MHz for E1 mode receive clock. Under LOS
conditions, if AISE bit (MAINT0, 0AH...) is ‘1’, RCLKn is derived from MCLK.
In clock recovery mode, these pins provide the clock recovered from the signal received on RTIPn/
RRINGn. The receive data (RDn in Single Rail Mode or RDPn/RDNn in Dual Rail Mode) is updated on
the active edge of RCLKn. The active edge is selected by the RCLK_SEL bit (RCF0, 07H...).
If clock recovery is bypassed, RCLKn is the exclusive OR(XOR) output of the Dual Rail sliced data
RDPn and RDNn. This signal can be used in the applications with external clock recovery circuitry.
TDPn
0
0
1
1
1
and the TCLKn missing interrupt is not masked, an interrupt will be generated.
TDNn
0
1
0
1
11
Space
Positive Pulse
Negative Pulse
Space
Output Pulse
Description
TEMPERATURE RANGES
INDUSTRIAL