CYP15G0101DXB-BBXC Cypress Semiconductor Corp, CYP15G0101DXB-BBXC Datasheet - Page 7

• Manufacturer Part Number: CYP15G0101DXB-BBXC
• Description: IC TXRX HOTLINK 100-LBGA
• Manufacturer: Cypress Semiconductor Corp
• Series: HOTlink II™r
• Type: Transceiverr

Specifications of CYP15G0101DXB-BBXC

• Package / Case: 100-LBGA
• Protocol: Fibre Channel
• Voltage - Supply: 3.135 V ~ 3.465 V
• Mounting Type: Surface Mount
• Product: PHY
• Data Rate: 1500 MBd
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current: 0.5 A
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Channels: 1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CYP15G0101DX-EVAL - EVAL BRD FOR HOTLINK II
• Number Of Drivers/receivers: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-2920; CYP15G0101DXB-BBXC

Pin Descriptions
CYP(V)(W)15G0101DXB single-channel HOTLink II (continued)
Document Number: 38-02031 Rev. *L
Pin Name
TXRST
Transmit Path Clock and Clock Control
TXCKSEL
TXCLKO
TXRATE
TXCLK
Transmit Path Mode Control
TXMODE[1:0] 3-level select
Notes
5. When REFCLK is configured for half-rate operation (TXRATE
6. 3-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and HIGH. The
REFCLK.
LOW level is usually implemented by direct connection to V
connected or allowed to float, a 3-level select input will self-bias to the MID level.
I/O Characteristics Signal Description
LVTTL input,
asynchronous,
internal pull-up,
sampled by
REFCLK
3-level select static
control input
LVTTL output
LVTTL input,
static control input,
internal pull-down
LVTTL clock input,
internal pull-down
static control inputs
[5]
[6]
[6]
Transmit clock phase reset. Active LOW. When sampled LOW, the transmit phase-align
buffer is allowed to adjust its data-transfer timing (relative to the selected input clock) to allow
clean transfer of data from the input register to the encoder or transmit shifter. When TXRST
is sampled HIGH, the internal phase relationship between the TXCLK and the internal
character-rate clock is fixed and the device operates normally.
When configured for half-rate REFCLK sampling of the transmit character stream (TXCKSEL
= LOW and TXRATE = HIGH), assertion of TXRST is only used to clear phase-align buffer
faults caused by highly asymmetric reference clock periods or reference clocks with excessive
cycle-to-cycle jitter. During this alignment period, one or more characters may be added to or
lost from all the associated transmit paths as the transmit phase-align buffers are adjusted.
TXRST must be sampled LOW by a minimum of two consecutive rising edges of REFCLK to
ensure the reset operation is initiated correctly on all channels. This input is ignored when
both TXCKSEL and TXRATE are LOW, since the phase align buffer is bypassed. In all other
configurations, TXRST should be asserted during device initialization to ensure proper
operation of the phase-align buffer. TXRST should be asserted after the assertion and
deassertion of TRSTZ, after the presence of a valid TXCLK and after allowing enough time
for the TXPLL to lock to the reference clock (as specified by parameter t
Transmit clock select. Selects the clock source used to write data into the transmit input
register of the transmit channel. When LOW, the input register is clocked by REFCLK.
When HIGH or MID, TXCLK is the input register clock for TXD[7:0] and TXCT[1:0].
When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of operation.
Transmit clock output. This true and complement output clock is synthesized by the transmit
PLL and is synchronous to the internal transmit character clock. It has the same frequency
as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK (when
TXRATE = HIGH). This output clock has no direct phase relationship to REFCLK.
Transmit PLL clock rate select. When TXRATE = HIGH, the transmit PLL multiplies
REFCLK by 20 to generate the serial bit-rate clock.
When TXRATE = LOW, the transmit PLL multiplies REFCLK by 10 to generate the serial
bit-rate clock. See
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW), the
TXRATE input also determines if the clocks on the RXCLK and RXCLKC outputs are full
or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the RXCLK± and RXCLKC+ output
clocks are also half-rate clocks and follow the frequency and duty cycle of the REFCLK input.
When TXRATE = LOW (REFCLK is full-rate), the RXCLK± and RXCLKC+ output clocks are
also full-rate clocks and follow the frequency and duty cycle of the REFCLK input.
When TXRATE=HIGH, configuring TXCKSEL = HIGH or MID is an invalid mode of operation.
Transmit path input clock. This clock must be frequency-coherent to TXCLKO, but may
be offset in phase. The internal operating phase of the input clock (relative to REFLCK or
TXCLKO+) is adjusted when TXRST = LOW and locked when TXRST = HIGH.
Transmit operating mode. These inputs are interpreted to select one of nine operating
modes of the transmit path. See
SS
=
(ground). The HIGH level is usually implemented by direct connection to V
HIGH), this input is sampled (or the outputs change) relative to both the rising and falling edges of
Table 9
for a list of operating serial rates.
Table 3
for a list of operating modes.
CYW15G0101DXB
CYP15G0101DXB
CYV15G0101DXB
TXLOCK
CC
(power). When not
).
Page 7 of 44
[5]
[+] Feedback