DP83256VF National Semiconductor, DP83256VF Datasheet - Page 123

no-image

DP83256VF

Manufacturer Part Number
DP83256VF
Description
IC FDDI LAYER CTRLR 160PQFP
Manufacturer
National Semiconductor
Series
PLAYER+™r
Datasheet

Specifications of DP83256VF

Controller Type
physical layer controller
Voltage - Supply
4.75 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
160-BFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Supply
-
Interface
-
Other names
*DP83256VF
7 0 Electrical Characteristics
AC Characteristics for the PMD Interface Inputs (ANSI Specifications)
The following input signals are covered PMD Indicate Data (PMID) Receive Data In (RXD IN) Receive Clock In (RXC IN)
Note The Alternate PMD Interface is only available on the 160 pin DP83257 PLAYER
enabled by the CGMREG TXCE bit The rest of the Alternate PMD Interface is enabled by the APMDREG APMDEN bit
All comments in square brackets are section references to the ANSI documents where these specifications can be found
Symbol
T53
T54
T55
T56
CRM Window Recognition Region
(PMID Inputs)
PMID Receive Clock Tolerance
(Lock Acquisition Range)
Receive Clock Acquisition Time
Receive Clock Acquisition Time
FIGURE 7-13 Alternate PMD Input Timing Diagrams ANSI Specifications
Parameter
(Continued)
From 1st Data
and SD Active
From Line State
Change
PMD E 2
PHY 5 2 4
PHY 5 2 6
PHY 5 2 6
Conditions
123
a
Device and the 100 pin DP83256-AP Device The Transmit Clock is
b
Min
b
100
3
Typ
TL F 11708– 55
TL F 11708 – 54
Max
100
100
15
3
Units
ppm
ns
s
s

Related parts for DP83256VF