STE10/100A STMicroelectronics, STE10/100A Datasheet - Page 20

no-image

STE10/100A

Manufacturer Part Number
STE10/100A
Description
IC CTRLR PCI ETHERNET 128-PQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of STE10/100A

Controller Type
Ethernet Controller, 10Base-T
Interface
PCI
Voltage - Supply
3.14 V ~ 3.46 V
Current - Supply
130mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-MQFP, 128-PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-3663

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STE10/100A
Manufacturer:
ST
Quantity:
5 510
Part Number:
STE10/100A
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STE10/100A
Manufacturer:
ST
0
Part Number:
STE10/100A B2
Manufacturer:
ST
0
Part Number:
STE10/100A-B2
Manufacturer:
ST
0
Part Number:
STE10/100AB2
Manufacturer:
ST
0
Functional description
3.5
3.5.1
20/82
Network operation
MAC operation
The MAC (Media access control) portion of STE10/100A incorporates the essential protocol
requirements for operating as an IEEE802.3 and ethernet compliant node.
Format
Table 2.
1. If padding is disabled (TDES1 bit 23), the data field may be shorter than 46 bytes
Transmit data encapsulation
The differences between transmit data encapsulation and a MAC frame while operating in
100BASE-TX mode are listed as follows:
Receive data decapsulation
When operating in 100BASE-TX mode the STE10/100A detects a JK code in a preamble as
well as a TR code at the packet end. If a JK code is not detected, the STE10/100A will abort
the reception of the frame and wait for a new JK code detection. If a TR code is not
detected, the STE10/100A will report a CRC error.
Deferring
The inter-frame gap (IFG) time is divided into two parts:
Preamble
Start frame diameter
Destination address
Source address
Length/type
Data
CRC
The first byte of the preamble is replaced by the JK code according to IEE802.3u,
clause 24.
After the CRC field of the MAC frame, the STE10/100A will insert the TR code
according to IEE802.3u, clause 24.
FG1 time (64-bit time): If a carrier is detected on the medium during this time, the
STE10/100A will reset the IFG1 time counter and restart to monitor the channel for
an idle again.
IFG2 time (32-bit time): After counting the IFG2 time the STE10/100A will access
the channel even though a carrier has been sensed on the network.
Field
Format
A 7-byte field of (10101010b)
A 1-byte field of (10101011b)
A 6-byte field
A 6-byte field
A 2-byte field indicated the frame is in IEEE802.3 format or
ethernet format.
IEEE802.3 format: 0000H ~ 05DCH for length field
Ethernet format: 05DD ~ FFFFH for type field
46
A 32-bit cyclic redundancy code for error detection
(1)
~ 1500 bytes of data information
Description
STE10/100A

Related parts for STE10/100A