DS21FF42 Maxim Integrated Products, DS21FF42 Datasheet - Page 49

IC FRAMER T1 4X4 16CH 300-BGA

DS21FF42

Manufacturer Part Number
DS21FF42
Description
IC FRAMER T1 4X4 16CH 300-BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21FF42

Controller Type
T1 Framer
Interface
Parallel/Serial
Voltage - Supply
2.97 V ~ 3.63 V
Current - Supply
300mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
300-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21FF42
Manufacturer:
LATTRON
Quantity:
9 020
Part Number:
DS21FF42
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21FF42+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21FF42N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
respective maximum counts and they will not rollover (note: only the Line Code Violation Count
Register has the potential to overflow but the bit error would have to exceed 10
occur).
LINE CODE VIOLATION COUNT REGISTER (LCVCR)
Line Code Violation Count Register 1 (LCVCR1) is the most significant word and LCVCR2 is the least
significant word of a 16–bit counter that records code violations (CVs). CVs are defined as Bipolar
Violations (BPVs) or excessive zeros. See Table 12-1 for details of exactly what the LCVCRs count. If
the B8ZS mode is set for the receive side via CCR2.2, then B8ZS code words are not counted. This
counter is always enabled; it is not disabled during receive loss of synchronization (RLOS=1) conditions.
LCVCR1: LINE CODE VIOLATION COUNT REGISTER 1 (Address = 23 Hex)
LCVCR2: LINE CODE VIOLATION COUNT REGISTER 2 (Address = 24 Hex)
LINE CODE VIOLATION COUNTING ARRANGEMENTS Table 11-1
PATH CODE VIOLATION COUNT REGISTER
(PCVCR) When the receive side of a framer is set to operate in the ESF framing mode (CCR2.3=1),
PCVCR will automatically be set as a 12–bit counter that will record errors in the CRC6 code words.
When set to operate in the D4 framing mode (CCR2.3=0), PCVCR will automatically count errors in the
Ft framing bit position. Via the RCR2.1 bit, a framer can be programmed to also report errors in the Fs
framing bit position. The PCVCR will be disabled during receive loss of synchronization (RLOS=1)
conditions. See Table 12-2 for a detailed description of exactly what errors the PCVCR counts.
LCV15
(MSB)
LCV7
SYMBOL
COUNT EXCESSIVE
LCV15
LCV0
(RCR1.7)
ZEROS?
LCV14
LCV6
yes
yes
no
no
POSITION
LCV13
LCVCR1.7
LCVCR2.0
LCV5
LCV12
LCV4
NAME AND DESCRIPTION
MSB of the 16–bit code violation count
LSB of the 16–bit code violation count
B8ZS ENABLED?
LCV11
(CCR2.2)
LCV3
yes
yes
49 of 114
no
no
LCV10
LCV2
LCV9
LCV1
BPVs
BPVs + 16 consecutive zeros
BPVs (B8ZS code words not
counted)
BPV’s + 8 consecutive zeros
WHAT IS COUNTED
IN THE LCVCRs
(LSB)
LCV8
LCV0
-2
before this would
LCVCR1
LCVCR2

Related parts for DS21FF42