DS3112 Maxim Integrated Products, DS3112 Datasheet - Page 90
DS3112
Manufacturer Part Number
DS3112
Description
IC MUX TEMPE T3/E3 256-BGA
Manufacturer
Maxim Integrated Products
Datasheet
1.DS3112.pdf
(133 pages)
Specifications of DS3112
Controller Type
Framer, Multiplexer
Interface
Parallel/Serial
Voltage - Supply
3.135 V ~ 3.465 V
Current - Supply
150mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS3112+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
DS3112+
Manufacturer:
VISHAY
Quantity:
23 212
Part Number:
DS3112+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112D1
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112N+
Manufacturer:
DALLAS
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit #
Name
Default
Note 1: When the CPU bus is operated in the 8-bit mode (CMS = 1), the host should always read the lower byte (bits 0 to 7) first followed by
the upper byte (bits 8 to 15). Bits that are underlined are read-only; all other bits are read-write.
Note 2: Packets with three or fewer bytes (including the CRC FCS) in between flags are invalid and the data that appears in the FIFO in
such instances is meaningless. If only one byte is received between flags, then both the CBYTE and OBYTE bits will be set. If two bytes are
received, then OBYTE will be set for the first one received and CBYTE will be set for the second byte received. If three bytes are received,
then OBYTE will be set for the first one received and CBYTE will be set for the third byte received. In all of these cases, the packet status
will be reported as PS0 = 0/PS1 = 1 and the data in the FIFO should be ignored.
Bits 0 to 7: Receive FIFO Data (D0 to D7). Data from the Receive FIFO can be read from these bits. D0 is the
LSB and is received first while D7 is the MSB and is received last.
Bit 8: Opening Byte (OBYTE). This bit will be set to a one when the byte available at the D0 to D7 bits from the
Receive FIFO is the first byte of a HDLC packet.
Bit 9: Closing Byte (CBYTE). This bit will be set to a one when the byte available at the D0 to D7 bits from the
Receive FIFO is the last byte of a HDLC packet whether the packet is valid or not. The host can use the PS0 and
PS1 bits to determine if the packet is valid or not.
Bits 10 and 11: Packet Status Bits 0 and 1 (PS0 and PS1). These bits are only valid when the CBYTE bit is set
to a one. These bits inform the host of the validity of the incoming packet and the cause of the problem if the
packet was received in error.
PS1
0
0
1
1
PS0
0
1
0
1
D7
—
—
—
7
15
PACKET
STATUS
Invalid
Invalid
Invalid
Valid
D6
—
14
—
—
6
—
Corrupt CRC
Incoming packet was either too short (three or fewer bytes including the CRC) or
did not contain an integral number of octets
Abort sequence detected
RHDLC
Receive HDLC FIFO
82h
D5
REASON FOR INVALID RECEPTION OF THE PACKET
—
13
—
—
5
90 of 133
D4
—
12
—
—
4
PS1
D3
—
11
—
3
PS0
D2
10
—
—
2
CBYTE
D1
—
—
1
9
OBYTE
D0
—
—
0
8
DS3112