DS3112 Maxim Integrated Products, DS3112 Datasheet - Page 10

IC MUX TEMPE T3/E3 256-BGA

DS3112

Manufacturer Part Number
DS3112
Description
IC MUX TEMPE T3/E3 256-BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3112

Controller Type
Framer, Multiplexer
Interface
Parallel/Serial
Voltage - Supply
3.135 V ~ 3.465 V
Current - Supply
150mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3112
Manufacturer:
DS
Quantity:
45
Part Number:
DS3112
Manufacturer:
THAILD
Quantity:
72
Part Number:
DS3112
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS3112+
Manufacturer:
VISHAY
Quantity:
23 212
Part Number:
DS3112+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112+W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112D1
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS3112D1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3112N+
Manufacturer:
DALLAS
Quantity:
20 000
1.2.6 BERT
1.2.7 Diagnostics
1.2.8 Control Port
1.2.9 Packaging and Power
Can generate and detect the pseudorandom patterns of 2
repetitive patterns from 1 to 32 bits in length
BERT is a global chip resource that can be used either in the T3/E3 data path or in any one of the T1
or E1 data paths
Large error counter (24 bits) allows testing to proceed for long periods without Host intervention
Errors can be inserted into the generated BERT patterns for diagnostic purposes
T3/E3 and T1/E1 diagnostic loopbacks (transmit to receive)
T3/E3 and T1/E1 line loopbacks (receive to transmit)
T3/E3 payload loopback
T3/E3 errors counters for: BiPolar Violations (BPV), Code Violations (CV), Loss Of Frame (LOF),
framing bit errors (F, M or FAS), EXcessive Zeros (EXZ), T3 Parity bits, T3 C-Bit Parity, and Far
End Block Errors (FEBE)
Error counters can be either updated automatically on one second boundaries as timed by the DS3112
or via software control or via an external hardware pulse
Can insert the following T3/E3 errors: BiPolar Violations (BPV), EXcessive Zeros (EXZ), T3 Parity
bits, T3 C-Bit Parity, framing bit errors (F, M, or FAS)
Inserted errors can be either controlled via software or via an external hardware pulse
Generates T2/E2 Loss Of Frame (LOF)
Nonmultiplexed or multiplexed 16-bit control port (with an optional 8-bit mode)
Intel and Motorola Bus compatible
3.3V low-power CMOS with 5V tolerant inputs and outputs
256-pin plastic BGA package (27mm x 27mm)
IEEE 1149.1 JTAG test port
10 of 133
7
- 1, 2
11
- 1, 2
15
- 1 and QRSS as well as
DS3112

Related parts for DS3112