ISP1583BS ST-Ericsson Inc, ISP1583BS Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1583BS
Manufacturer Part Number
ISP1583BS
Description
IC USB CTRL HI-SPEED 64HVQFN
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1583BSUM.pdf
(100 pages)
Specifications of ISP1583BS
Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1583BS
Manufacturer:
IDT
Quantity:
1 200
Company:
Part Number:
ISP1583BS
Manufacturer:
PHILPS
Quantity:
1 288
Part Number:
ISP1583BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Company:
Part Number:
ISP1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
ISP1583BSUM
Manufacturer:
STE
Quantity:
20 000
NXP Semiconductors
Table 3.
ISP1583_7
Product data sheet
Symbol
DACK
DIOR
DIOW
DGND
INTRQ
READY/
IORDY
INT
DA2
CS_N
[3]
[1]
Pin description
Pin
10
11
12
13
14
15
16
17
18
ISP1583BS ISP1583ET;
ISP1583ET2
F1
G2
G1
H2
H1
J1
K1
J2
K2
…continued
ISP1583ET1
E2
E3
F1
F2
G2
G1
H1
H2
E4
Rev. 07 — 22 September 2008
Type
I/O
I/O
I/O
-
I
I/O
O
O
I
[2]
Description
DMA acknowledge input or output (programmable
polarity); the signal direction depends on bit MASTER in
register DMA Hardware (see
When not in use, in the default setting, this pin must be
connected to V
bidirectional pad; 4 ns slew-rate control; TTL; 5 V tolerant
DMA read strobe input or output (programmable polarity);
the signal direction depends on bit MASTER in register
DMA Hardware (see
When not in use, in the default setting, this pin must be
connected to V
bidirectional pad; 4 ns slew-rate control; TTL; 5 V tolerant
DMA write strobe input or output (programmable polarity);
the signal direction depends on bit MASTER in register
DMA Hardware (see
When not in use, in the default setting, this pin must be
connected to V
bidirectional pad; 4 ns slew-rate control; TTL; 5 V tolerant
digital ground
interrupt request input; from the ATA/ATAPI peripheral; use
a 10 k resistor to pull down
input pad; TTL; 5 V tolerant
Signal ready output — Used in generic processor mode:
I/O ready input — Used in split bus mode to access
ATA/ATAPI peripherals (PIO mode only)
bidirectional pad; 10 ns slew-rate control; TTL; 5 V tolerant
interrupt output; programmable polarity (active HIGH or
LOW) and signaling (edge or level triggered)
CMOS output; 8 mA drive
address output to select the Task File register of an
ATA/ATAPI device; see
CMOS output; 8 mA drive
chip selection input
input pad; TTL; 5 V tolerant
•
•
•
•
•
•
•
•
Input: DMA slave mode if bit MASTER = 0
Output: DMA master mode if bit MASTER = 1
Input: DMA slave mode if bit MASTER = 0
Output: DMA master mode if bit MASTER = 1
Input: DMA slave mode if bit MASTER = 0
Output: DMA master mode if bit MASTER = 1
LOW: the ISP1583 is processing a previous command
or data and is not ready for the next command or data
transfer
HIGH: the ISP1583 is ready for the next
microprocessor read or write
CC(I/O)
CC(I/O)
CC(I/O)
Hi-Speed USB peripheral controller
Table
Table
through a 10 k resistor.
through a 10 k resistor.
through a 10 k resistor.
Table 61
59):
59):
Table
59):
© NXP B.V. 2008. All rights reserved.
ISP1583
7 of 99