ISP1583BS ST-Ericsson Inc, ISP1583BS Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1583BS
Manufacturer Part Number
ISP1583BS
Description
IC USB CTRL HI-SPEED 64HVQFN
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1583BSUM.pdf
(100 pages)
Specifications of ISP1583BS
Controller Type
USB Peripheral Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1583BS
Manufacturer:
IDT
Quantity:
1 200
Company:
Part Number:
ISP1583BS
Manufacturer:
PHILPS
Quantity:
1 288
Part Number:
ISP1583BS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
ISP1583BSUM
Manufacturer:
MICRON
Quantity:
2 000
Company:
Part Number:
ISP1583BSUM
Manufacturer:
ST-ERICS
Quantity:
829
Part Number:
ISP1583BSUM
Manufacturer:
STE
Quantity:
20 000
NXP Semiconductors
Table 27.
Table 30.
ISP1583_7
Product data sheet
Bit
Symbol
Reset
Bus reset
Access
Bit
Symbol
Reset
Bus reset
Access
Interrupt Configuration register: bit allocation
OTG register: bit allocation
9.2.4 OTG register (address: 12h)
R/W
CDBGMOD[1:0]
7
1
1
7
-
-
-
reserved
Table 28.
Table 29.
[1]
The bit allocation of the OTG register is given in
Bit
7 to 6
5 to 4
3 to 2
1
0
Value
00h
01h
1Xh
First NAK: the first NAK on an IN or OUT token is generated after a set-up token and an ACK sequence.
R/W
6
1
1
6
-
-
-
Symbol
CDBGMOD[1:0]
DDBGMODIN[1:0]
DDBGMODOUT[1:0] Data Debug Mode OUT: For values, see
INTLVL
INTPOL
CDBGMOD
interrupt on all ACK and
NAK
interrupt on all ACK
interrupt on all ACK and
first NAK
Interrupt Configuration register: bit description
Debug mode settings
[1]
R/W
DDBGMODIN[1:0]
R/W
DP
5
0
0
5
1
1
Rev. 07 — 22 September 2008
BSESSVALID
Description
Control Endpoint 0 Debug Mode: For values, see
Data Debug Mode IN: For values, see
Interrupt Level: Selects signaling mode on output INT (0 = level;
1 = pulsed). In pulsed mode, an interrupt produces a 60 ns pulse.
Interrupt Polarity: Selects signal polarity on output INT (0 =
active LOW, 1 = active HIGH).
R/W
R/W
4
1
1
4
-
-
DDBGMODIN
interrupt on all ACK and
NAK
interrupt on ACK
interrupt on all ACK and
first NAK
INITCOND
DDBGMODOUT[1:0]
[1]
R/W
3
1
1
R/W
3
-
-
Table
Hi-Speed USB peripheral controller
30.
DISCV
R/W
R/W
2
1
1
2
0
0
DDBGMODOUT
interrupt on all ACK, NYET
and NAK
interrupt on ACK and NYET
interrupt on all ACK, NYET
and first NAK
Table 29
unchanged
INTLVL
Table 29
R/W
R/W
VP
1
0
1
0
0
© NXP B.V. 2008. All rights reserved.
ISP1583
[1]
Table 29
unchanged
INTPOL
OTG
R/W
R/W
0
0
0
0
0
34 of 99