MC68EN360ZQ25VL Freescale Semiconductor, MC68EN360ZQ25VL Datasheet - Page 728

IC MPU QUICC 32BIT 357-PBGA

MC68EN360ZQ25VL

Manufacturer Part Number
MC68EN360ZQ25VL
Description
IC MPU QUICC 32BIT 357-PBGA
Manufacturer
Freescale Semiconductor

Specifications of MC68EN360ZQ25VL

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3V
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360ZQ25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Applications
EEPROM may be accessed in succession. The CS4 pin should be programmed to respond
to an 8-Kbyte area in this design.
Only one byte should be written at a time. After a write is made, software is responsible for
waiting the appropriate time (e.g., 10 ms) or for performing data polling to see if the newly
written data byte is correct.
9.1.2.6 DRAM SIMM. Figure 9-6 shows the glueless interface to an MCM36100S DRAM
single in-line memory module (SIMM). The RAS1 line should be programmed to respond to
a 4-Mbyte address space.
This particular SIMM also includes parity support, which is supported with the PRTY3–
PRTY0 signals.
This design also uses the RAS1 double-drive capability, whereby the RAS1DD signal is out-
put by the QUICC to increase the effective drive capability of the RAS1 signal.
After power-on reset, the software must wait the required time before accessing the DRAM.
The required eight read cycles must be performed either in software or by waiting for the
refresh controller to perform these accesses.
9-8
WE0
A12–A0
SYSTEM BUS AND
QUICC-GENERATED SIGNALS
OE
D31–D24
CS4
Figure 9-5. Glueless Interface to EEPROM
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CE (Enable)
OE
WE (Write)
EEPROM
PORT SIZE
8K 8
2864
BYTE
A11
A10
A12
A4
A0
A2
A3
A5
A6
A7
A8
A9
A1

Related parts for MC68EN360ZQ25VL