MPC8308CVMAFD Freescale Semiconductor, MPC8308CVMAFD Datasheet - Page 51

• Manufacturer Part Number: MPC8308CVMAFD
• Description: MPU POWERQUICC II PRO 473MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC II PROr

Specifications of MPC8308CVMAFD

• Processor Type: MPC83xx PowerQUICC II Pro 32-Bit
• Speed: 333MHz
• Voltage: 1V
• Mounting Type: Surface Mount
• Package / Case: 473-MAPBGA
• Product: Network Processor
• Data Rate: 256 bps
• Frequency: 333 MHz
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 3 V
• Supply Current (max): 5 uA
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Interface: I2C, JTAG, SPI
• Mounting Style: SMD/SMT
• Core Size: 32 Bit
• Cpu Speed: 333MHz
• Digital Ic Case Style: MAPBGA
• No. Of Pins: 473
• Operating Temperature Range: -40°C To +105°C
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• Leaded Process Compatible: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

13.2.2
Figure 36
13.3
Table 40
At recommended operating conditions NV
Freescale Semiconductor
SD_CLK clock frequency—high speed mode
SD_CLK clock cycle
SD_CLK clock frequency—identification mode
SD_CLK clock low time
SD_CLK clock high time
SD_CLK clock rise and fall times
Input setup times: SD_CMD, SD_DATx
Input hold times: SD_CMD, SD_DATx
Output delay time: SD_CLK to SD_CMD, SD_DATx valid
Output Hold time: SD_CLK to SD_CMD, SD_DATx invalid
SD Card Input Setup
SD Card Input Hold
provides the eSDHC AC timing specifications.
eSDHC AC Timing Specifications
provides the data and command input timing diagram.
Full Speed Input Path (Read)
Output from the
MPC8308 Pins
SD CLK at the
MPC8308 Pin
SD Card Pins
the Card Pin
Input at the
SD CLK at
Table 40. eSDHC AC Timing Specifications for High Speed Mode
Parameter
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 2
DD
= 3.3 V ± 300 mV.
Figure 36. Full Speed Input Path
Driving
Symbol
t
t
t
t
t
t
SHSKHOV
t
t
SHSKHOX
Edge
SHSCKR/
SHSIVKH
SHSIXKH
SHSCKH
f
t
SHSCKL
SHSCKF
t
f
SHSCK
SHSCK
ODLY
SIDCK
t
t
t
ISU
OH
IH
t
t
SFSIXKH
SFSCK
1
t
CLK_DELAY
(Clock Cycle)
Enhanced Secure Digital Host Controller (eSDHC)
Min
20
–3
—
t
0
0
7
7
3
2
3
6
2
SFSIVKH
t
DATA_DELAY
Max
400
50
—
—
—
—
—
—
—
—
—
3
(MPC8308 Input Hold)
Sampling
Edge
MHz
Unit
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
—
—
3
2
2
2
2
2
2
2
3
3
51