20-101-1112 Rabbit Semiconductor, 20-101-1112 Datasheet - Page 47

• Manufacturer Part Number: 20-101-1112
• Description: MODULE RABBITCORE RCM4010
• Manufacturer: Rabbit Semiconductor

Specifications of 20-101-1112

• Module/board Type: MPU Core Module
• Product: Microcontroller Modules
• Core Processor: Rabbit 4000
• Clock Speed: 58.98 MHz
• Interface Type: Ethernet, Serial
• Flash: 512 KB
• Timers: 10 x 8 bit, 1 x 10 bit, 1 x 16 bit
• Operating Supply Voltage: 3 V to 3.6 V
• Board Size: 47 mm x 61 mm x 20 mm
• Core: RCM4010
• Processor Series: RCM4000
• Silicon Manufacturer: Rabbit
• Core Architecture: Rabbit 4000
• Silicon Core Number: RCM4010
• Silicon Family Name: RCM4000
• Kit Contents: Board
• Development Tool Type: Hardware / Software - Dev Kit (Dev Tool)
• Rohs Compliant: Yes
• For Use With/related Products: RCM4010
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: Q3413688

If a device such as a battery is
connected across two channels
for a differential measurement,
and it is not referenced to
analog ground, then the current
from the device will flow
through both sets of attenuator
resistors as shown in Figure 11.
This will generate a negative
voltage at one of the inputs,
LN1, which will almost cer-
tainly lead to inaccurate A/D
conversions. To make such dif-
ferential measurements, connect the R1 resistors to the A/D converter’s internal reference
voltage, which is software-configurable for 1.15 V, 2.048 V, or 2.5 V. This internal reference
voltage is available on pin 49 of header J3 as VREF, and allows you to convert analog
input voltages that are negative with respect to analog ground.
The A/D converter’s CONVERT pin is available on pin 48 of header J3 and can be used as
a hardware means of forcing the A/D converter to start a conversion cycle. The CONVERT
signal is an edge-triggered event and has a hold time of two CCLK periods for debounce.
A conversion is started by an active (rising) edge on the CONVERT pin. The CONVERT
pin must stay low for at least two CCLK periods before going high for at least two CCLK
periods. Figure 12 shows the timing of a conversion start. The double falling arrow on
CCLK indicates the actual start of the conversion cycle.
Appendix B explains the implementation examples of these features on the Prototyping
Board.
User’s Manual
NOTE: The amplifier inside the A/D converter’s internal voltage reference circuit has a
very limited output-current capability. The internal buffer can source up to 20 mA and
sink only up to 200 µA. Use a separate buffer amplifier if you need to supply any load
current.
Figure 12. Timing Diagram for Conversion Start Using CONVERT Pin
Figure 11. Current Flow from Ungrounded
I
or Floating Source
41