XC5VSX50T-1FF1136I Xilinx Inc, XC5VSX50T-1FF1136I Datasheet - Page 156
![IC FPGA VIRTEX-5 50K 1136FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX50T-1FF1136I
Manufacturer Part Number
XC5VSX50T-1FF1136I
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX50T-1FF1136I
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1136-BBGA, FCBGA
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-AFX-FF1136-500-G - BOARD DEV VIRTEX 5 FF1136
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX50T-1FF1136I
Manufacturer:
XILINX
Quantity:
1 200
Company:
Part Number:
XC5VSX50T-1FF1136I
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC5VSX50T-1FF1136I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- XC5VLX30T-1FFG665C_PRODUCT_CHANGE PDF datasheet #4
- Current page: 156 of 385
- Download datasheet (14Mb)
Chapter 4: Block RAM
156
Case 5: Resetting All Flags
Clock Event 3: Read Operation and Assertion of Read Error Signal
The read error signal pin is asserted when there is no data to be read because the FIFO is in
an empty state.
•
•
•
Clock Event 4: Read Operation and Deassertion of Read Error Signal
The read error signal pin is deasserted when a user stops trying to read from an empty
FIFO.
•
•
The read error signal is asserted/deasserted at every read-clock positive edge. As long as
both the read enable and empty signals are true, read error will remain asserted.
X-Ref Target - Figure 4-25
When the reset signal is asserted, all flags are reset.
•
•
•
•
Reset is an asynchronous signal used to reset all flags. Hold the reset signal High for three
read and write clock cycles to ensure that all internal states and flags are reset to the correct
value.
Read enable remains asserted at the RDEN input of the FIFO.
At time T
RDERR output pin of the FIFO.
Data 04 remains unchanged at the DO outputs of the FIFO.
At time T
RDEN input of the FIFO.
At time T
RDERR output pin of the FIFO.
At time T
the FIFO.
At time T
output pin of the FIFO.
At time T
FIFO.
At time T
pin of the FIFO.
AEMPTY
WRCLK
EMPTY
RDCLK
AFULL
FULL
RST
FCKO_RDERR
FCCK_RDEN
FCKO_RDERR
FCO_EMPTY
FCO_AEMPTY
FCO_FULL
FCO_AFULL
, after reset (RST), full is deasserted at the FULL output pin of the
, after reset (RST), empty is asserted at the EMPTY output pin of
, after reset (RST), almost full is deasserted at the AFULL output
, before clock event 4 (RDCLK), read enable is deasserted at the
, after reset (RST), almost empty is asserted at the AEMPTY
, after clock event 3 (RDCLK), read error is asserted at the
, after clock event 4 (RDCLK), read error is deasserted at the
www.xilinx.com
Figure 4-25: Resetting All Flags
T
T
T
T
FCO_EMPTY
FCO_AEMPTY
FCO_FULL
FCO_AFULL
ug190_4_22_032506
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Related parts for XC5VSX50T-1FF1136I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX50T-1FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665-FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
FPGA Virtex®-5 Family 52224 Cells 65nm (CMOS) Technology 1V 665-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG1136C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-1FFG1136I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-3FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX50T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet: