EP4SGX360FH29C3N Altera, EP4SGX360FH29C3N Datasheet - Page 14

no-image

EP4SGX360FH29C3N

Manufacturer Part Number
EP4SGX360FH29C3N
Description
IC STRATIX IV FPGA 360K 780HBGA
Manufacturer
Altera
Series
Stratix® IV GXr

Specifications of EP4SGX360FH29C3N

Number Of Logic Elements/cells
353600
Number Of Labs/clbs
14144
Total Ram Bits
22564
Number Of I /o
289
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Bussmann
Quantity:
40 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA21
Quantity:
53
Part Number:
EP4SGX360FH29C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX360FH29C3N
Manufacturer:
ALTERA
0
Page 14
Figure 8. Recommended Flow When Compiling Designs Targeting Stratix IV GX Production Devices
Errata Sheet for Stratix IV GX Devices
Technical Support
Contact Altera
×N Line Data Rate Restrictions in the Quartus II Software
The Quartus II software version 9.1 does not implement the correct data rate
restrictions shown in
Follow the recommended flow in
software version 9.1 that target Stratix IV GX devices.
The Quartus II software version 9.1 SP1 and later correctly implements the ×N line
data rate restrictions shown in
The Quartus II compiler checks for the transmitter PLL type, the distance between the
source transmitter PLL and destination channel in the ×N link, and the selected power
supply level. One of the following three categories will apply to your design:
Yes
Category 1: The configured ×N line data rate is less than or equal to the maximum
data rate supported by the 1.1-V power supply level specified in
Category 2: The configured ×N line data rate is greater than the maximum data
rate supported by 1.1 V, but less than or equal to that supported by the 1.2-V
power supply level specified in
The Quartus II Compiler does not flag any errors related to the ×N line issue.
Action: No action is required.
in Your Design Less than the Maximum
Data Rate Specified in Table 2?
Refer to Table 2 for Voltage
Is the Desired Data Rate
ALTGX Functional Mode
Supply and Data Rate
in Your Configured
Restrictions
Table 2
Yes
for Stratix IV GX production devices.
Compile the Design Targeting Stratix IV GX Production
Table 2
Devices in the Quartus II Software Version 9.1
Figure 8
Table
Transceivers” in the Error Message?
Does the Quartus II Compilation
Fail with a Reference to “×8 and
×N Clock Line TIming Issue for
for Stratix IV GX production devices.
2.
when you compile designs with Quartus II
No
Stratix IV GX Devices
Cannot Support This
Production Devices for Stratix IV GX Devices
Configuration
March 2011 Altera Corporation
Table
No
2.
No Action
Required

Related parts for EP4SGX360FH29C3N