EP1AGX90EF1152I6 Altera, EP1AGX90EF1152I6 Datasheet - Page 209

IC ARRIA GX FPGA 90K 1152FBGA

EP1AGX90EF1152I6

Manufacturer Part Number
EP1AGX90EF1152I6
Description
IC ARRIA GX FPGA 90K 1152FBGA
Manufacturer
Altera
Series
Arria GXr
Datasheet

Specifications of EP1AGX90EF1152I6

Number Of Logic Elements/cells
90220
Number Of Labs/clbs
4511
Total Ram Bits
4477824
Number Of I /o
538
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1152-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1AGX90EF1152I6
Manufacturer:
ALTERA
Quantity:
8 831
Part Number:
EP1AGX90EF1152I6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1AGX90EF1152I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX90EF1152I6
Manufacturer:
ALTERA
0
Part Number:
EP1AGX90EF1152I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX90EF1152I6N
Manufacturer:
ALTERA
0
Chapter 4: DC and Switching Characteristics
Maximum Input and Output Clock Toggle Rate
Table 4–101. Arria GX IOE Programmable Delay on Column Pins
Maximum Input and Output Clock Toggle Rate
© December 2009 Altera Corporation
Input delay
from pin to
internal cells
Input delay
from pin to
input register
Delay from
output
register to
output pin
Output
enable pin
delay
Parameter
Pad to I/O input register
I/O output register to
Pad to I/O dataout to
Paths Affected
Table 4–101
Maximum clock toggle rate is defined as the maximum frequency achievable for a
clock type signal at an I/O pin. The I/O pin can be a regular I/O pin or a dedicated
clock I/O pin.
The maximum clock toggle rate is different from the maximum data bit rate. If the
maximum clock toggle rate on a regular I/O pin is 300 MHz, the maximum data bit
rate for dual data rate (DDR) could be potentially as high as 600 Mbps on the same
I/O pin.
Table
capacitive loading. Use the Quartus II software to obtain output toggle rates at loads
different from the default capacitive loading.
Table 4–102
I/O pins.
Table 4–102. Arria GX Maximum Input Toggle Rate for Column I/O Pins
3.3-V LVTTL
3.3-V LVCMOS
2.5 V
1.8 V
1.5 V
SSTL-2 CLASS I
SSTL-2 CLASS II
SSTL-18 CLASS I
txz/tzx
core
pad
I/O Standards
4–105,
shows the maximum input clock toggle rates for Arria GX device column
lists IOE programmable delays.
Table
Available
Settings
4–106, and
64
8
2
2
–6 Speed Grade
Offset
Min
Table 4–107
0
0
0
0
Industrial
420
420
420
420
420
467
467
467
Offset
1.781
2.053
0.332
0.32
Max
Fast Model
provide output toggle rates at the default
Offset
Min
Commercial
0
0
0
0
Units
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Offset
1.781
2.053
0.332
Max
0.32
Arria GX Device Handbook, Volume 1
–6 Speed Grade
Offset
Min
0
0
0
0
Offset
4.132
4.697
0.717
0.693
Max
Units
ns
ns
ns
ns
4–87

Related parts for EP1AGX90EF1152I6