EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices
December 2010 Altera Corporation
SONET/SDH Receiver Jitter Tolerance
Jitter tolerance at
622.08 Mbps
Jitter tolerance at
2488.32 Mbps
XAUI Transmit Jitter Generation
Total jitter at 3.125 Gbps
Deterministic jitter at
3.125 Gbps
XAUI Receiver Jitter Tolerance
Total jitter
Deterministic jitter
Peak-to-peak jitter
Peak-to-peak jitter
Peak-to-peak jitter
PCIe Transmit Jitter Generation
Total jitter at 2.5 Gbps
(Gen1)—×1, ×4, and ×8
Total jitter at 5 Gbps
(Gen2)—×1, ×4, and ×8
Description
Symbol/
(4)
(5)
Compliance pattern
Compliance pattern
(4)
Pattern = PRBS15
Pattern = PRBS15
Pattern = PRBS15
Pattern = PRBS15
Pattern = PRBS15
Pattern = PRBS15
Pattern = PRBS15
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Jitter frequency =
Pattern = CJPAT
Pattern = CJPAT
Conditions
1.875 MHz
0.03 KHz
0.06 KHz
22.1 KHz
100 KHZ
250 KHz
(3)
10 MHz
20 MHz
25 KHZ
1 MHz
—
—
Min
—
—
—
—
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
–C3 and –I3
Typ
> 0.15
> 0.15
> 0.15
> 0.65
> 0.37
> 1.5
> 1.5
—
—
> 8.5
> 0.1
> 0.1
—
—
> 15
> 15
(Note
Max
0.17
0.25
0.25
0.3
1),
(2)
Min
—
—
—
—
(Part 2 of 8)
–C4 and –I4
> 0.15
> 0.15
> 0.15
> 0.65
> 0.37
Typ
> 1.5
> 1.5
—
—
> 8.5
> 0.1
> 0.1
—
—
> 15
> 15
0.17
0.25
Max
0.3
—
Unit
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
1–51