EP1S10F780C6 Altera, EP1S10F780C6 Datasheet - Page 36
![IC STRATIX FPGA 10K LE 780-FBGA](/photos/6/72/67270/544-780-fbga_sml.jpg)
EP1S10F780C6
Manufacturer Part Number
EP1S10F780C6
Description
IC STRATIX FPGA 10K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S10F780C6
Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
426
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1111
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S10F780C6
Manufacturer:
FC
Quantity:
34
Company:
Part Number:
EP1S10F780C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F780C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP1S10F780C6ES
Manufacturer:
ALTERA
Quantity:
38
Company:
Part Number:
EP1S10F780C6ES
Manufacturer:
ALTERA
Quantity:
44
TriMatrix Memory
2–22
Stratix Device Handbook, Volume 1
1
Memory Modes
TriMatrix memory blocks include input registers that synchronize writes
and output registers to pipeline designs and improve system
performance. M4K and M-RAM memory blocks offer a true dual-port
mode to support any combination of two-port operations: two reads, two
writes, or one read and one write at two different clock frequencies.
Figure 2–12
Figure 2–12. True Dual-Port Memory Configuration
Notes to
(1)
(2)
Configurations
Table 2–3. TriMatrix Memory Features (Part 2 of 2)
Memory Feature
See
The M-RAM block does not support memory initializations. However, the
M-RAM block can emulate a ROM function using a dual-port RAM bock. The
Stratix device must write to the dual-port memory once and then disable the
write-enable ports afterwards.
Table 4–36
Table
Violating the setup or hold time on the address registers could
corrupt the memory contents. This applies to both read and
write operations.
shows true dual-port memory.
2–3:
for maximum performance information.
data
address
wren
clocken
q
aclr
A
clock
[ ]
512 × 1
256 × 2
128 × 4
64 × 8
64 × 9
32 × 16
32 × 18
A
M512 RAM Block
A
A
[ ]
(32 × 18 Bits)
A
A
A
[ ]
A
4K × 1
2K × 2
1K × 4
512 × 8
512 × 9
256 × 16
256 × 18
128 × 32
128 × 36
M4K RAM Block
(128 × 36 Bits)
B
address
clocken
clock
data
wren
aclr
q
B
B
B
B
[ ]
[ ]
[ ]
B
B
B
Altera Corporation
64K × 8
64K × 9
32K × 16
32K × 18
16K × 32
16K × 36
8K × 64
8K × 72
4K × 128
4K × 144
(4K × 144 Bits)
M-RAM Block
July 2005