EPF10K100ABC356-3 Altera, EPF10K100ABC356-3 Datasheet - Page 60
![IC FLEX 10KA FPGA 100K 356-BGA](/photos/6/73/67387/544-356-bga_sml.jpg)
EPF10K100ABC356-3
Manufacturer Part Number
EPF10K100ABC356-3
Description
IC FLEX 10KA FPGA 100K 356-BGA
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet
1.EPF10K10ATC100-3.pdf
(128 pages)
Specifications of EPF10K100ABC356-3
Number Of Logic Elements/cells
624
Number Of Labs/clbs
624
Total Ram Bits
24576
Number Of I /o
274
Number Of Gates
158000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
356-BGA
Family Name
FLEX 10KA
Number Of Usable Gates
100000
Number Of Logic Blocks/elements
4992
# Registers
1218
# I/os (max)
274
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
3.3V
Logic Cells
4992
Ram Bits
24567
Device System Gates
158000
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
356
Package Type
BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2191
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF10K100ABC356-3
Manufacturer:
ALTERA
Quantity:
36
Company:
Part Number:
EPF10K100ABC356-3
Manufacturer:
MAXIM
Quantity:
304
Company:
Part Number:
EPF10K100ABC356-3N
Manufacturer:
ALTERA
Quantity:
1 259
60
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SU
H
PRE
CLR
CH
CL
IOD
IOC
IOCO
IOCOMB
IOSU
IOH
IOCLR
OD1
OD2
OD3
XZ
ZX1
ZX2
ZX3
INREG
IOFD
INCOMB
Table 32. LE Timing Microparameters (Part 2 of 2)
Table 33. IOE Timing Microparameters
Symbol
Symbol
LE register setup time for data and enable signals before clock; LE register
recovery time after asynchronous clear, preset, or load
LE register hold time for data and enable signals after clock
LE register preset delay
LE register clear delay
Minimum clock high time from clock pin
Minimum clock low time from clock pin
IOE data delay
IOE register control signal delay
IOE register clock-to-output delay
IOE combinatorial delay
IOE register setup time for data and enable signals before clock; IOE register
recovery time after asynchronous clear
IOE register hold time for data and enable signals after clock
IOE register clear time
Output buffer and pad delay, slow slew rate = off, V
Output buffer and pad delay, slow slew rate = off, V
Output buffer and pad delay, slow slew rate = on
IOE output buffer disable delay
IOE output buffer enable delay, slow slew rate = off, V
IOE output buffer enable delay, slow slew rate = off, V
IOE output buffer enable delay, slow slew rate = on
IOE input pad and buffer to IOE register delay
IOE register feedback delay
IOE input pad and buffer to FastTrack Interconnect delay
Note (1)
Parameter
Parameter
Note (1)
CCIO
CCIO
CCIO
CCIO
= V
= low voltage
= V
= low voltage
CCINT
CCINT
Altera Corporation
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
Conditions
Conditions
(2)
(3)
(4)
(2)
(3)
(4)