EP3C40F780I7 Altera, EP3C40F780I7 Datasheet - Page 37

• Manufacturer Part Number: EP3C40F780I7
• Description: IC CYCLONE III FPGA 40K 780 FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C40F780I7

• Number Of Logic Elements/cells: 39600
• Number Of Labs/clbs: 2475
• Total Ram Bits: 1161216
• Number Of I /o: 535
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 39600
• # I/os (max): 535
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 39600
• Ram Bits: 1161216
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Not Compliant

Overview
© December 2009
CIII51004-2.2
Altera Corporation
The Cyclone
embedded memory structures to address the on-chip memory needs of Altera
Cyclone III device family designs. The embedded memory structure consists of
columns of M9K memory blocks that you can configure to provide various memory
functions, such as RAM, shift registers, ROM, and FIFO buffers.
This chapter contains the following sections:
■
■
■
M9K blocks support the following features:
■
■
■
■
■
■
■
■
■
“Memory Modes” on page 3–8
“Clocking Modes” on page 3–15
“Design Considerations” on page 3–16
8,192 memory bits per block (9,216 bits per block including parity)
Independent read-enable (rden) and write-enable (wren) signals for each port
Packed mode in which the M9K memory block is split into two 4.5 K single-port
RAMs
Variable port configurations
Single-port and simple dual-port modes support for all port widths
True dual-port (one read and one write, two reads, or two writes) operation
Byte enables for data input masking during writes
Two clock-enable control signals for each port (port A and port B)
Initialization file to pre-load memory content in RAM and ROM modes
®
III device family (Cyclone III and Cyclone III LS devices) features
3. Memory Blocks in the Cyclone III
Cyclone III Device Handbook, Volume 1
Device Family
®