EP3C16F484C8N Altera, EP3C16F484C8N Datasheet - Page 60

IC CYCLONE III FPGA 16K 484FBGA

EP3C16F484C8N

Manufacturer Part Number
EP3C16F484C8N
Description
IC CYCLONE III FPGA 16K 484FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C16F484C8N

Number Of Logic Elements/cells
15408
Number Of Labs/clbs
963
Total Ram Bits
516096
Number Of I /o
346
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Cyclone III
Number Of Logic Blocks/elements
15408
# I/os (max)
346
Frequency (max)
402MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
15408
Ram Bits
516096
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
No. Of Logic Blocks
963
Family Type
Cyclone III
No. Of I/o's
346
I/o Supply Voltage
3.3V
Operating Frequency Max
402MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2474

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA
Quantity:
331
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA44
Quantity:
120
Part Number:
EP3C16F484C8N
Quantity:
2 638
Part Number:
EP3C16F484C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F484C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F484C8N
0
Company:
Part Number:
EP3C16F484C8N
Quantity:
400
Company:
Part Number:
EP3C16F484C8N
Quantity:
470
Part Number:
EP3C16F484C8N.
Manufacturer:
ALTERA
0
Page 60
Document Revision History
Table 10. Document Revision History
Date and Revision
November 2008,
version 1.2
July 2008
version 1.1
August 2007
version 1.0
Table 10
Changes Made
Updated
Added
Updated
Added
Added
Added
Design”
Updated
Added
Added
Added
Inserted
Figure 12
Initial release.
shows the revision history for this chapter.
“Planning for On-Chip
“Selecting a Synthesis Tool”
“Using Megafunctions”
“Planning for Hierarchical and Team-Based
Table 1
Table
Table
section.
Figure
“Power Consideration”
“Design Entry”
“Verification”
and
7.
4.
Figure
8,
Figure
13.
section.
9,
section.
Figure
Debugging”section.
section.
section.
10,
section.
Figure
11,
© November 2008 Altera Corporation
Summary of Changes
Document Revision History

Related parts for EP3C16F484C8N