EP2S30F672I4 Altera, EP2S30F672I4 Datasheet - Page 149

IC STRATIX II FPGA 30K 672-FBGA

EP2S30F672I4

Manufacturer Part Number
EP2S30F672I4
Description
IC STRATIX II FPGA 30K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F672I4

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
500
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
33880
# I/os (max)
500
Frequency (max)
711.24MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
33880
Ram Bits
1369728
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1899
EP2S30F672I4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F672I4
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP2S30F672I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F672I4
Manufacturer:
ALTERA
0
Part Number:
EP2S30F672I4N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S30F672I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F672I4N
Manufacturer:
XILINX
0
Part Number:
EP2S30F672I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S30F672I4N
0
Altera Corporation
April 2011
V
V
(DC)
V
V
(AC)
V
ΔV
V
(AC)
V
V
V
V
V
V
V
V
Symbol
Symbol
Table 5–21. SSTL-2 Class I & II Differential Specifications
Table 5–22. 1.2-V HSTL Specifications
CCIO
SWING
X
SWING
ISO
OX
CCIO
R E F
IH
IL
IH
IL
OH
OL
ISO
(AC) AC differential input cross
(DC) Low-level DC input voltage
(AC) Low-level AC input voltage
(DC) High-level DC input voltage
(AC) High-level AC input voltage
Output supply voltage
DC differential input voltage
point voltage
AC differential input voltage
Input clock signal offset
voltage
Input clock signal offset
voltage variation
AC differential output cross
point voltage
Output supply voltage
Reference voltage
High-level output voltage
Low-level output voltage
Parameter
Parameter
Conditions
I
I
O H
O H
Conditions
= 8 mA
= –8 mA
(V
(V
0.48 × V
CCIO
CCIO
V
V
V
Minimum
Minimum
R E F
R E F
R E F
2.375
0.36
–0.15
0.7
–0.24
–0.15
/2) – 0.2
/2) – 0.2
1.14
+ 0.08
+ 0.15
+ 0.15
C C I O
Stratix II Device Handbook, Volume 1
0.50 × V
0.5 × V
Typical
Typical
2.500
±200
1.20
DC & Switching Characteristics
CCIO
C C I O
(V
(V
0.52 × V
V
V
V
V
V
V
Maximum
CCIO
CCIO
Maximum
C C I O
C C I O
C C I O
R E F
R E F
R E F
2.625
1.26
/2) + 0.2
/2) + 0.2
– 0.08
– 0.15
– 0.15
+ 0.15
+ 0.24
+ 0.15
C C I O
Unit
Unit
5–13
mV
V
V
V
V
V
V
V
V
V
V
V
V
V
V

Related parts for EP2S30F672I4