EP2C35F672C8N Altera, EP2C35F672C8N Datasheet - Page 146

IC CYCLONE II FPGA 33K 672-FBGA

EP2C35F672C8N

Manufacturer Part Number
EP2C35F672C8N
Description
IC CYCLONE II FPGA 33K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C35F672C8N

Number Of Logic Elements/cells
33216
Number Of Labs/clbs
2076
Total Ram Bits
483840
Number Of I /o
475
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Logic Blocks
2076
Family Type
Cyclone II
No. Of I/o's
475
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
NANO-CYCLONE - KIT NANOBOARD AND CYCLONEII DC807-1002 - DAUGHTER CARD ALTERA CYCLONE IIP0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1692

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C35F672C8N
Manufacturer:
YAGEO
Quantity:
500 000
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP2C35F672C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C35F672C8N
Manufacturer:
XILINX
0
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA
0
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C35F672C8N.
Manufacturer:
ALTERA
0
Timing Specifications
Figure 5–3. High-Speed I/O Timing Diagram
5–56
Cyclone II Device Handbook, Volume 1
Sampling window
Receiver input skew
margin
Input jitter (peak to peak)
Output jitter (peak to peak)
Signal rise time
Signal fall time
Lock time
Table 5–47. High-Speed I/O Timing Definitions (Part 2 of 2)
Parameter
Internal Clock
Input Clock
Input Data
Receiver
External
SW
RSKM
t
t
t
R I S E
FA L L
L O C K
Symbol
Figure 5–4
TCCS
The period of time during which the data must be valid in order for you
to capture it correctly. Sampling window is the sum of the setup time,
hold time, and jitter. The window of t
in the sampling window.
SW = TUI – TCCS – (2 × RSKM)
RSKM is defined by the total margin left after accounting for the
sampling window and TCCS.
RSKM = (TUI – SW – TCCS) / 2
Peak-to-peak input jitter on high-speed PLLs.
Peak-to-peak output jitter on high-speed PLLs.
Low-to-high transmission time.
High-to-low transmission time.
Lock time for high-speed transmitter and receiver PLLs.
RSKM
shows the high-speed I/O timing budget.
Sampling Window (SW)
Time Unit Interval (TUI)
Description
SU
RSKM
+ t
H
is expected to be centered
TCCS
Altera Corporation
February 2008

Related parts for EP2C35F672C8N