EP2C35F672C8N Altera, EP2C35F672C8N Datasheet - Page 100
![IC CYCLONE II FPGA 33K 672-FBGA](/photos/6/72/67268/ep2c35f672c8n_sml.jpg)
EP2C35F672C8N
Manufacturer Part Number
EP2C35F672C8N
Description
IC CYCLONE II FPGA 33K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C35F672C8N
Number Of Logic Elements/cells
33216
Number Of Labs/clbs
2076
Total Ram Bits
483840
Number Of I /o
475
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Logic Blocks
2076
Family Type
Cyclone II
No. Of I/o's
475
I/o Supply Voltage
3.3V
Operating Frequency Max
320MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
NANO-CYCLONE - KIT NANOBOARD AND CYCLONEII DC807-1002 - DAUGHTER CARD ALTERA CYCLONE IIP0301 - DE2 CALL FOR ACADEMIC PRICING544-1733 - PCI KIT W/CYCLONE II EP2C35N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1692
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C35F672C8N
Manufacturer:
YAGEO
Quantity:
500 000
Company:
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA
Quantity:
500
Part Number:
EP2C35F672C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Operating Conditions
Figure 5–2. Transmitter Output Waveforms for Differential I/O Standards
Notes to
(1)
(2)
(3)
5–10
Cyclone II Device Handbook, Volume 1
LVDS
mini-LVDS
RSDS
Differential 1.5-V
HSTL class I
and II
Table 5–9. DC Characteristics for User I/O Pins Using Differential I/O Standards
I/O Standard
V
V
The p – n waveform is a function of the positive channel (p) and the negative channel (n).
OD
OCM
(3)
(2)
Figure
is the output differential voltage. V
is the output common mode voltage. V
Single-Ended Waveform
Differential Waveform (Mathematical Function of Positive and Negative Channel)
(2)
5–2:
Min
250
300
100
—
V
OD
V
Typ
—
—
—
—
OCM
(mV)
Figure 5–2
differential output standards (LVDS, mini-LVDS, RSDS, differential 1.5-V
HSTL class I and II, differential 1.8-V HSTL class I and II, differential
SSTL-2 class I and II, and differential SSTL-18 class I and II).
Table 5–9
I/O standards.
(2)
V
OD
Max
600
600
600
—
(1)
shows the DC characteristics for user I/O pins with differential
OD
shows the transmitter output waveforms for all supported
ΔV
Min Max
—
—
—
—
= |p – n|.
V
OD
OD
OCM
(mV)
(1)
50
50
—
—
= (p + n)/2.
1.125
1.125
1.125
Min
—
V
OCM
1.25
1.25
1.25
Typ
—
(V)
V
OD
1.375
1.375
1.375
Max
—
(1)
0 V
p − n (3)
Positive Channel (p) = V
Negative Channel (n) = V
Ground
V
– 0.4
Min
C C I O
—
—
—
V
Note (1)
OH
(V)
Max
—
—
—
—
Altera Corporation
(Part 1 of 2)
February 2008
OH
Min
OL
—
—
—
—
V
OL
(V)
Max
0.4
—
—
—