EP1C3T100I7N Altera, EP1C3T100I7N Datasheet - Page 33

IC CYCLONE FPGA 2910 LE 100-TQFP

EP1C3T100I7N

Manufacturer Part Number
EP1C3T100I7N
Description
IC CYCLONE FPGA 2910 LE 100-TQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C3T100I7N

Number Of Logic Elements/cells
2910
Number Of Labs/clbs
291
Total Ram Bits
59904
Number Of I /o
65
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
100-TQFP, 100-VQFP
Family Name
Cyclone®
Number Of Logic Blocks/elements
2910
# I/os (max)
65
Frequency (max)
320.1MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
2910
Ram Bits
59904
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1663

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA42
Quantity:
735
Part Number:
EP1C3T100I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA
0
Part Number:
EP1C3T100I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C3T100I7N
0
Company:
Part Number:
EP1C3T100I7N
Quantity:
540
Part Number:
EP1C3T100I7NL
Manufacturer:
PHI
Quantity:
6 219
Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode
Notes to
(1)
(2)
Altera Corporation
May 2008
wraddress[ ]
address[ ]
byteena[ ]
outclken
outclock
inclken
inclock
All registers shown except the rden register have asynchronous clear ports.
Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both
read and write operations.
data[ ]
wren
rden
Figure
6 LAB Row
Clocks
6
2–19:
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
Q
Q
Q
Q
Q
Q
Generator
Pulse
Write
Data In
Read Address
Byte Enable
Write Address
Read Enable
Write Enable
Memory Block
Notes
Data Out
1,024 ´ 4
2,048 ´ 2
4,096 ´ 1
256 ´ 16
512 ´ 8
(1),
(2)
D
ENA
Q
Embedded Memory
Preliminary
To MultiTrack
Interconnect
2–27

Related parts for EP1C3T100I7N