DSPB56364AF100 Freescale Semiconductor, DSPB56364AF100 Datasheet - Page 61
![IC DSP 24BIT AUD 100MHZ 100-LQFP](/photos/6/71/67169/dspb56364af100_sml.jpg)
DSPB56364AF100
Manufacturer Part Number
DSPB56364AF100
Description
IC DSP 24BIT AUD 100MHZ 100-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet
1.DSPB56364AF100.pdf
(148 pages)
Specifications of DSPB56364AF100
Interface
Host Interface, I²C, SAI, SPI
Clock Rate
100MHz
Non-volatile Memory
ROM (24 kB)
On-chip Ram
11.25kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
DSPB56364AF100
Manufacturer:
TI
Quantity:
996
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56364AF100
Manufacturer:
FREESCALE
Quantity:
20 000
1
3.12.1
The programmed serial clock cycle, T
HCKR (SHI clock control register).
The expression for T
where
Freescale Semiconductor
186 First SCL sampling edge to HREQ output
187 Last SCL edge to HREQ output not
188 HREQ in assertion to first SCL edge
No.
R
P
(min) = 1.5 k¾
deassertion
deasserted
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is
operational. When HRS is set, the prescaler is bypassed.
HDM[7:0] are the divider modulus select bits.
A divide ratio from 1 to 64 (HDM[5:0] = 0 to $3F) may be selected.
Programming the Serial Clock
Characteristics
I
2
CCP
T
I
2
is
CCP
Table 3-18 SHI I
=
[
T
DSP56364 Technical Data, Rev. 4.1
I
C
2
CCP
×
2
, is specified by the value of the HDM[5:0] and HRS bits of the
0.5
2
2
0.5
2
Expression
2
2
2
×
2
×
×
×
Symbol/
T
×
T
×
×
C Protocol Timing (continued)
T
×
(
NG;RQO
AS;RQO
Standard I
×
T
T
T
AS;RQI
HDM 7 0 :
T
T
T
C
C
C
T
T
C
C
C
I
+ 208
2
C
+ 120
+ 135
+ 30
+ 30
+ 80
CCP
- 21
[
-
2
C
1
Standard-Mode
]
4327
4282
4238
Min
100
155
+
50
—
—
—
1
)
Serial Host Interface (SHI) I
×
7 (
Max
140
228
50
—
—
—
—
—
—
×
(
1 HRS
–
Min
100
155
927
882
838
50
Fast-Mode
—
—
—
)
+
1 )
]
2
C Protocol Timing
Max
140
228
50
—
—
—
—
—
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3-45