DSPB56364AF100 Freescale Semiconductor, DSPB56364AF100 Datasheet - Page 45
![IC DSP 24BIT AUD 100MHZ 100-LQFP](/photos/6/71/67169/dspb56364af100_sml.jpg)
DSPB56364AF100
Manufacturer Part Number
DSPB56364AF100
Description
IC DSP 24BIT AUD 100MHZ 100-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet
1.DSPB56364AF100.pdf
(148 pages)
Specifications of DSPB56364AF100
Interface
Host Interface, I²C, SAI, SPI
Clock Rate
100MHz
Non-volatile Memory
ROM (24 kB)
On-chip Ram
11.25kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
DSPB56364AF100
Manufacturer:
TI
Quantity:
996
Company:
Part Number:
DSPB56364AF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56364AF100
Manufacturer:
FREESCALE
Quantity:
20 000
1
2
3
4
Freescale Semiconductor
188
189
190
191
192
193
194
195
No.
157
158
159
160
161
162
163
No.
The number of wait states for out of page access is specified in the DCR.
The refresh period is specified in the DCR.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states (See
WR assertion to CAS assertion
CAS assertion to RAS assertion
(refresh)
RAS deassertion to CAS assertion
(refresh)
RD assertion to RAS deassertion
RD assertion to data valid
RD deassertion to data not valid
WR assertion to data active
WR deassertion to data high
impedance
Random read or write cycle time
RAS assertion to data valid (read)
CAS assertion to data valid (read)
Column address valid to data valid
(read)
CAS deassertion to data not valid
(read hold time)
RAS deassertion to RAS assertion
RAS assertion pulse width
Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States
Characteristics
Characteristics
Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States
3
3
3
DSP56364 Technical Data, Rev. 4.1
Symbol
Symbol
t
t
t
t
WCS
t
t
t
CSR
RPC
ROH
t
t
t
t
GA
RAC
CAC
t
OFF
t
RAS
GZ
RC
AA
RP
1.25 × T
0.75 × T
4.75 × T
4.75 × T
2.25 × T
2.25 × T
3.25 × T
5.75 × T
0.5 × T
4.5 × T
Expression
Expression
3 × T
4 × T
3 × T
3 × T
0.25 × T
9 × T
C
C
C
C
C
C
C
C
C
C
C
C
C
C
− 4.3
− 7.5
− 7.5
− 6.5
− 4.0
− 4.0
C
− 4.0
− 0.3
− 7.5
− 6.5
− 7.5
− 6.5
− 4.0
− 4.0
C
4
145.7
221.0
136.4
21.0
58.5
37.2
45.2
83.1
Min
Min
0.0
0.0
External Memory Expansion Port (Port A)
—
—
—
—
—
—
—
—
20 MHz
66 MHz
192.5
Max
12.5
Max
64.5
26.6
40.0
4
—
—
—
—
—
—
—
—
—
—
—
—
—
OFF
1, 2
Figure 3-17
and not t
(continued)
146.0
112.5
95.7
12.7
37.7
24.7
36.6
67.9
Min
Min
0.0
0.0
—
—
—
—
—
—
—
—
1, 2
30 MHz
80 MHz
GZ
.
125.8
Max
).
Max
52.9
21.6
31.0
4
8.3
—
—
—
—
—
—
—
—
—
—
—
—
—
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
3-29