EPM9560ARC208-10 Altera, EPM9560ARC208-10 Datasheet - Page 6

IC MAX 9000 CPLD 560 208-RQFP

EPM9560ARC208-10

Manufacturer Part Number
EPM9560ARC208-10
Description
IC MAX 9000 CPLD 560 208-RQFP
Manufacturer
Altera
Series
MAX® 9000r
Datasheet

Specifications of EPM9560ARC208-10

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
4.75 V ~ 5.25 V
Number Of Logic Elements/blocks
35
Number Of Macrocells
560
Number Of Gates
12000
Number Of I /o
153
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
208-RQFP
Voltage
3.3V/5V
Memory Type
EEPROM
Number Of Logic Elements/cells
35
Family Name
MAX 9000
# Macrocells
560
Number Of Usable Gates
12000
Frequency (max)
144.9MHz
Propagation Delay Time
10ns
Number Of Logic Blocks/elements
35
# I/os (max)
153
Operating Supply Voltage (typ)
5V
In System Programmable
Yes
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2363

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM9560ARC208-10
Manufacturer:
AT
Quantity:
3
Part Number:
EPM9560ARC208-10
Manufacturer:
ALTERA
Quantity:
996
Part Number:
EPM9560ARC208-10
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM9560ARC208-10
Manufacturer:
ALTERA
0
Part Number:
EPM9560ARC208-10
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM9560ARC208-10N
Manufacturer:
ALTERA10
Quantity:
141
Part Number:
EPM9560ARC208-10N
Manufacturer:
ALTERA
Quantity:
3 561
Part Number:
EPM9560ARC208-10N
Manufacturer:
ALTERA
0
Part Number:
EPM9560ARC208-10N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 9000 Programmable Logic Device Family Data Sheet
Figure 1. MAX 9000 Device Block Diagram
6
IOC
IOC
IOC
IOC
LAB Local Array
Logic Array
Block (LAB)
Macrocell
I/O Cell
(IOC)
Logic Array Blocks
The MAX 9000 architecture is based on linking high-performance, flexible
logic array modules called logic array blocks (LABs). LABs consist of
16-macrocell arrays that are fed by the LAB local array, as shown in
Figure 2 on page
Interconnect, a series of fast, continuous channels that run the entire
length and width of the device. The I/O pins are supported by I/O cells
(IOCs) located at the end of each row (horizontal) and column (vertical)
path of the FastTrack Interconnect.
Each LAB is fed by 33 inputs from the row interconnect and 16 feedback
signals from the macrocells within the LAB. All of these signals are
available within the LAB in their true and inverted form. In addition,
16 shared expander product terms (“expanders”) are available in their
inverted form, for a total of 114 signals that feed each product term in the
LAB. Each LAB is also fed by two low-skew global clocks and one global
clear that can be used for register control signals in all 16 macrocells.
IOC
IOC
IOC
IOC
7. Multiple LABs are linked together via the FastTrack
IOC
IOC
IOC
IOC
FastTrack
Interconnect
Altera Corporation
IOC
IOC
IOC
IOC

Related parts for EPM9560ARC208-10