ICS83026AMI IDT, Integrated Device Technology Inc, ICS83026AMI Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS83026AMI
Manufacturer Part Number
ICS83026AMI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.ICS83026AMI.pdf
(12 pages)
Specifications of ICS83026AMI
Number Of Outputs
2
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Propagation Delay Time
2.5ns
Operating Supply Voltage (min)
3V
Mounting
Surface Mount
Pin Count
8
Operating Supply Voltage (typ)
3.3V
Package Type
SOIC N
Duty Cycle
60%
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS83026AMI
Manufacturer:
PHILIPS
Quantity:
900
Part Number:
ICS83026AMI
Manufacturer:
ICS
Quantity:
20 000
Company:
Part Number:
ICS83026AMILFT
Manufacturer:
REALTEK
Quantity:
2 300
Company:
Part Number:
ICS83026AMILFT
Manufacturer:
IDT
Quantity:
3
Part Number:
ICS83026AMILFT
Manufacturer:
IDT
Quantity:
20 000
ICS83026I Data Sheet
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
ICS83026AMI REVISION C AUGUST 26, 2009
Offset Frequency (Hz)
5
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
LOW SKEW, 1-TO-2, DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
12kHz to 20MHz = 0.092ps (typical)
Additive Phase Jitter @ 125MHz
©2009 Integrated Device Technology, Inc.