MAX5874EGK+D Maxim Integrated Products, MAX5874EGK+D Datasheet - Page 12

• Manufacturer Part Number: MAX5874EGK+D
• Description: IC DAC 14BIT 200MSPS DUAL 68-QFN
• Manufacturer: Maxim Integrated Products

Specifications of MAX5874EGK+D

• Settling Time: 14ns
• Number Of Bits: 14
• Data Interface: Parallel
• Number Of Converters: 2
• Voltage Supply Source: Analog and Digital
• Power Dissipation (max): 300mW
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 68-QFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

14-Bit, 200Msps, High-Dynamic-Performance,
Dual DAC with CMOS Inputs
Figure 4. Timing Relationships Between Clock and Input Data for (a) Dual-Port (Parallel) Mode and (b) Single-Port (Interleaved) Mode
The MAX5874 features a flexible differential clock input
(CLKP, CLKN) with a separate supply (AV
achieve optimum jitter performance. Use an ultra-low
jitter clock to achieve the required noise density. Clock
jitter must be less than 0.5ps
fied noise density. For that reason, the CLKP/CLKN
input source must be designed carefully. The differen-
tial clock (CLKN and CLKP) input can be driven from a
single-ended or a differential clock source. Differential
12
DATA
Q OUT
SELIQ
I OUT
______________________________________________________________________________________
DATA13–DATA0, XOR
CLK
IN
Q - 6
I - 6
DAC OUTPUT
CLK
Applications Information
t
S
N - 6
N - 1
I0
t
PD
t
RMS
H
Q - 5
I - 5
for meeting the speci-
CLK Interface
Q0
t
N - 5
S
t
PD
(b) SINGLE-PORT (INTERLEAVED) TIMING DIAGRAM
N
(a) DUAL-PORT (PARALLEL) TIMING DIAGRAM
CLK
I1
t
) to
H
clock drive is required to achieve the best dynamic
performance from the DAC. For single-ended opera-
tion, drive CLKP with a low-noise source and bypass
CLKN to GND with a 0.1µF capacitor.
Figure 5 shows a convenient and quick way to apply a
differential signal created from a single-ended source
(e.g., HP/AGILENT 8644B signal generator) and a wide-
band transformer. Alternatively, these inputs can be
driven from a CMOS-compatible clock source; however, it
is recommended to use sinewave or AC-coupled differ-
ential ECL/PECL drive for best dynamic performance.
N - 4
Q1
Q - 4
I - 4
N + 1
I2
N - 3
Q2
Q - 3
I - 3
N + 2
I3
N - 2
Q - 2
I - 2
Q3