AD9717BCPZ Analog Devices Inc, AD9717BCPZ Datasheet - Page 50

• Manufacturer Part Number: AD9717BCPZ
• Description: IC DAC DUAL 14BIT LO PWR 40LFCSP
• Manufacturer: Analog Devices Inc
• Series: TxDAC®r

Specifications of AD9717BCPZ

• Data Interface: Serial
• Number Of Bits: 14
• Number Of Converters: 2
• Voltage Supply Source: Analog and Digital
• Power Dissipation (max): 86mW
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-LFCSP
• Resolution (bits): 14bit
• Sampling Rate: 125MSPS
• Input Channel Type: Parallel, Serial
• Supply Current: 11mA
• Digital Ic Case Style: CSP
• No. Of Pins: 40
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Settling Time: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

AD9714/AD9715/AD9716/AD9717
Two registers are assigned to each DAC with 10 bits for the actual
DAC current to be generated, a 3-bit offset (and gain) adjust-
ment, a 2-bit current range adjustment, and an enable/disable
bit. Setting the QAUXOFS (Register 0x0A, Bits[4:2]) and
IAUXOFS (Register 0x0C, Bits[4:2]) bits to all 1s disables the
respective op amp and routes the DAC current directly to the
respective FSADJI/AUXI or FSADJQ/AUXQ pins. This is
especially useful when the loads to be driven are beyond the
limited capability of the on-chip amplifier.
When not enabled (QAUXEN or IAUXEN = 0), the respective
DAC output is in open circuit.
DAC-TO-MODULATOR INTERFACING
The auxiliary DACs can be used for local oscillator (LO) cancella-
tion when the DAC output is followed by a quadrature modulator.
This LO feedthrough is caused by the input referred dc offset
voltage of the quadrature modulator (and the DAC output offset
voltage mismatch) and can degrade system performance. Typical
DAC-to-quadrature modulator interfaces are shown in Figure 108
and Figure 109, with the series resistor value chosen to give an
appropriate adjustment range. Figure 108 also shows external
load resistors in use. Often, the input common-mode voltage for
the modulator is much higher than the output compliance range
of the DAC, so that ac coupling or a dc level shift is necessary. If
the required common-mode input voltage on the quadrature
modulator matches that of the DAC, the dc blocking capacitors in
Figure 108 can be removed and the on-chip resistors can be
connected.
Figure 109 shows a greatly simplified circuit that takes full
advantage of the internal components supplied in the DAC. A
low-pass or band-pass passive filter is recommended when
spurious signals from the DAC (distortion and DAC images)
at the quadrature modulator inputs can affect the system
performance. In the example shown in Figure 109, the filter
must be able to pass dc to properly bias the modulator. Placing
the filter at the location shown in Figure 108 and Figure 109
allows easy design of the filter because the source and load imped-
ances can easily be designed close to 500 Ω for a 2 mA full-scale
output. Once the resistance at the modulator inputs is known,
the user can easily look up the range of input offsets that may be
encountered and compute a value for the series resistor on the
AUXDAC output.
AD9714/AD9715/
AD9714/AD9715/
AD9716/AD9717
AD9716/AD9717
Figure 108. Typical Use of Auxiliary DACs and External Components for
I OR Q DAC
AUX DAC
499Ω
Coupling to Quadrature Modulators
499Ω
0.1µF
0.1µF
OPTIONAL
FILTERING
PASSIVE
100kΩ
5kΩ
TO
MODULATOR
QUADRATURE
MODULATOR
INPUTS
I OR Q
V+
Rev. A | Page 50 of 80
CORRECTING FOR NONIDEAL PERFORMANCE OF
QUADRATURE MODULATORS ON THE IF-TO-RF
CONVERSION
Analog quadrature modulators make it very easy to realize
single sideband radios. However, there are several nonideal
aspects of quadrature modulator performance. Among these
analog degradations are gain mismatch and LO feedthrough.
Gain Mismatch
The gain in the real and imaginary signal paths of the quad-
rature modulator may not be matched perfectly. This leads
to less than optimal image rejection because the cancellation of
the negative frequency image is less than perfect.
LO Feedthrough
The quadrature modulator has a finite dc referred offset, as well
as coupling from its LO port to the signal inputs. These can lead
to a significant spectral spur at the frequency of the quadrature
modulator LO.
The AD9714/AD9715/AD9716/AD9717 have the capability
to correct for both of these analog degradations. However,
understand that these degradations drift over temperature;
therefore, if close to optimal single sideband performance
is desired, a scheme for sensing these degradations over
temperature and correcting them may be necessary.
I/Q-CHANNEL GAIN MATCHING
Fine gain matching is achieved by adjusting the values in the
DAC fine gain adjustment registers. For the I DAC, these values
are in the I DAC gain register (Register 0x03). For the Q DAC,
these values are in the Q DAC gain register (Register 0x06). These
are 6-bit values that cover ±2% of full scale. To perform gain
compensation starting from the default values of zero, raise the
value of one of these registers a few steps until it can be deter-
mined if the amplitude of the unwanted image is increased or
decreased. If the unwanted image increases in amplitude, remove
the step and try the same adjustment on the other DAC control
register. Iterate register changes until the rejection cannot be
improved further. If the fine gain adjustment range is not sufficient
to find a null (that is, the register goes full scale with no null
apparent), adjust the course gain settings of the two DACs
accordingly and try again. Variations on this simple method
are possible.
Figure 109. Simplified DC Coupling to Quadrature Modulator ADL537x
Family or Equivalent Is Enabled By Using Internal Components
AD9714/AD9715/
AD9714/AD9715/
AD9716/AD9717
AD9716/AD9717
I OR Q DAC
AUX DAC
500Ω
500Ω
OPTIONAL
LOW-PASS
FILTERING
50kΩ
1kΩ
ADL537x
INPUTS
FAMILY
I OR Q