TWR-AUDIO-SGTL Freescale Semiconductor, TWR-AUDIO-SGTL Datasheet - Page 45

no-image

TWR-AUDIO-SGTL

Manufacturer Part Number
TWR-AUDIO-SGTL
Description
TWR SYS Audio Board
Manufacturer
Freescale Semiconductor
Series
Kinetisr
Datasheets

Specifications of TWR-AUDIO-SGTL

Kit Contents
TWR-AUDIO-SGTL Featuring SGTL5000 Low Power Stereo Codec, Printed Quick Start Guide
Mcu Supported Families
K20, K50, MCF51Jx
Kit Features
SGTL5000 Low Power Stereo Codec With Headphone
Rohs Compliant
Yes
Design Resources
TWR-AUDIO-SGTL Schematics
Accessory Type
Module, Audio with CODEC
Description/function
Audio CODECs
Mounting Style
Press Fit
Product
Audio Modules
Features
SGTL5000 Low Power Stereo Codec With Headphone Amplifier, Stereo Line-in / Line-out On 3.5mm Jack
Lead Free Status / Rohs Status
 Details
For Use With/related Products
Freescale Tower System
miscellaneous controls for the clock block.
Table 33. CHIP_CLK_TOP_CTRL 0x0034
Analog Integrated Circuit Device Data
Freescale Semiconductor
15:12
BITS
10:4
Table 33, CHIP_CLK_TOP_CTRL 0x0034
15
2:0
11
3
14
INPUT_FREQ_DIV2
ENABLE_INT_OSC
RSVD
RESERVED
FIELD
RSVD
RSVD
13
12
RW
RW
RW
RW
RW
RO
11
RESET
0x0
0x0
0x0
0x0
0x0
10
has the
Reserved
Setting this bit enables an internal oscillator to be used for the zero cross detectors,
the short detect recovery, and the charge pump. This will allow the I
off while still operating an analog signal path. This bit can be kept on when the I
clock is enabled, but the I
when I
Reserved
SYS_MCLK divider before PLL input
0x0 = pass through
0x1 = SYS_MCLK is divided by 2 before entering PLL
This must be set when the input clock is above 17 Mhz. This has no effect when the
PLL is powered down.
Reserved
9
2
S is present.
8
RSVD
7
2
S clock is more accurate so it is preferred to clear this bit
6
DEFINITION
5
4
FUNCTIONAL DEVICE OPERATION
3
PROGRAMMING EXAMPLES
2
2
S clock to be shut
RSVD
1
SGTL5000
0
2
S
45

Related parts for TWR-AUDIO-SGTL