AD7656YSTZ Analog Devices Inc, AD7656YSTZ Datasheet - Page 13

• Manufacturer Part Number: AD7656YSTZ
• Description: IC ADC 16BIT 6CH 250KSPS 64LQFP
• Manufacturer: Analog Devices Inc

Specifications of AD7656YSTZ

• Data Interface: Serial, Parallel
• Number Of Bits: 16
• Sampling Rate (per Second): 250k
• Number Of Converters: 6
• Power Dissipation (max): 143mW
• Voltage Supply Source: Analog and Digital, Dual ±
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 64-LQFP
• Resolution (bits): 16bit
• Sampling Rate: 250kSPS
• Input Channel Type: Single Ended
• Supply Voltage Range - Digital: 4.75V To 5.25V
• Supply Current: 26mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7656-1EDZ - BOARD EVAL CONTROL AD7656-1EVAL-AD7656-1CBZ - BOARD EVAL FOR AD7656-1EVAL-AD7656CBZ - BOARD EVAL FOR AD7656
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Pin No.
7
6
5
4
3, 2, 64
1
28
27
31
30
24
62
29
Mnemonic
DB8/DOUT A
DB9/DOUT B
DB10/DOUT C
DB11
DB12, DB13, DB15
DB14/REFBUF
RESET
RANGE
V
V
STBY
H/S SEL
W/B
DD
SS
EN /DIS
Description
Data Bit 8/Serial Data Output A. When SER/PAR = 0, this pin acts as a three-state parallel digital
output pin. When SER/PAR = 1 and SEL A = 1, this pin takes on its DOUT A function and outputs
serial conversion data.
Data Bit 9/Serial Data Output B. When SER/PAR = 0, this pin acts as a three-state parallel digital
output pin. When SER/PAR = 1 and SEL B = 1, this pin takes on its DOUT B function and outputs
serial conversion data. This configures the serial interface to have two DOUT output lines.
Data Bit 10/Serial Data Output C. When SER/PAR = 0, this pin acts as a three-state parallel digital
output pin. When SER/PAR = 1 and SEL C = 1, this pin takes on its DOUT C function and outputs
serial conversion data. This configures the serial interface to have three DOUT output lines.
Data Bit 11/Digital Ground. When SER/PAR = 0, this pin acts as a three-state parallel digital output
pin. When SER/PAR = 1, this pin should be tied to DGND.
Data Bit 12, 13, 15. When SER/PAR = 0, these pins act as three-state parallel digital input/output
pins. When CS and RD are low, these pins are used to output the conversion result. When CS and WR
are low, these pins are used to write to the control register. When SER/PAR = 1, these pins should be
tied to DGND. For the AD7657, DB15 contains a leading zero. For the AD7658, DB15, DB13, and
DB12 contain leading zeros.
Data Bit 14/REFBUF Enable/Disable. When SER/PAR = 0, this pin acts as a three-state digital input/
output pin. For the AD7657/AD7658, DB14 contains a leading zero. When SER/PAR = 1, this pin can be
used to enable or disable the internal reference buffers.
Reset Input. When set to logic high, this pin resets the AD7656/AD7657/AD7658. The current
conversion, if any, is aborted. The internal register is set to all 0s. In hardware mode, the
AD7656/AD7657/AD7658 are configured depending on the logic levels on the hardware select pins.
In all modes, the parts should receive a RESET pulse after power-up. The reset high pulse should be
typically 100 ns wide. After the RESET pulse, the AD7656/AD7657/AD7658 needs to see a valid
CONVST pulse to initiate a conversion; this should consist of a high-to-low CONVST edge followed
by a low-to-high CONVST edge. The CONVST signal should be high during the RESET pulse.
Analog Input Range Selection. Logic input. The logic level on this pin determines the input range of
the analog input channels. When this pin is Logic 1 at the falling edge of BUSY, the range for the
next conversion is ±2 × V
next conversion is ±4 × V
of BUSY. In software mode (H/S SEL = 1), the RANGE pin can be tied to DGND and the input range is
determined by the RNGA, RNGB, and RNGC bits in the control register.
Positive Power Supply Voltage. This is the positive supply voltage for the analog input section, and
10 μF and 100 nF decoupling capacitors should be placed on the V
Negative Power Supply Voltage. This is the negative supply voltage for the analog input section, and
10 μF and 100 nF decoupling capacitors should be placed on the V
Standby Mode Input. This pin is used to put all six on-chip ADCs into standby mode. The STBY pin is
high for normal operation and low for standby operation.
Hardware/Software Select Input. Logic input. When H/S SEL = 0, the AD7656/AD7657/AD7658
operate in hardware select mode, and the ADC pairs to be simultaneously sampled are selected
by the CONVST pins. When H/S SEL = 1, the ADC pairs to be sampled simultaneously are selected by
writing to the control register. In serial mode, CONVST A is used to initiate conversions on the
selected ADC pairs.
Word/Byte Input. When this pin is logic low, data can be transferred to and from the AD7656/AD7657/
AD7658 using the parallel data lines DB[15:0]. When this pin is logic high, byte mode is enabled. In this
mode, data is transferred using data lines DB[15:8] and DB[7] takes on its HBEN function. To obtain the
16-bit conversion result, 2-byte reads are required. In serial mode, this pin should be tied to DGND.
Rev. A | Page 13 of 32
REF
REF
. When this pin is Logic 0 at the falling edge of BUSY, the range for the
. In hardware select mode, the RANGE pin is checked on the falling edge
AD7656/AD7657/AD7658
SS
DD
pin.
pin.