MPC9772AE Freescale Semiconductor, MPC9772AE Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC9772AE
Manufacturer Part Number
MPC9772AE
Description
IC PLL CLK GENERATOR 1:12 52LQFP
Manufacturer
Freescale Semiconductor
Type
Clock Generator, Fanout Distribution, Multiplexer , Zero Delay Bufferr
Datasheet
1.MPC9772FA.pdf
(16 pages)
Specifications of MPC9772AE
Pll
Yes with Bypass
Input
LVCMOS
Output
LVCMOS
Number Of Circuits
1
Ratio - Input:output
3:12
Differential - Input:output
No/No
Frequency - Max
240MHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
52-LQFP
Frequency-max
240MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC9772AE
Manufacturer:
IDT
Quantity:
465
Company:
Part Number:
MPC9772AE
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
MPC9772AER2
Manufacturer:
IDT
Quantity:
1 539
Company:
Part Number:
MPC9772AER2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
MOTOROLA
MPC9772
FSEL_FB[0:2]
STOP_DATA
FSEL_C[0:1]
FSEL_A[0:1]
FSEL_B[0:1]
STOP_CLK
XTAL_OUT
CCLK_SEL
VCO_SEL
REF_SEL
INV_CLK
XTAL_IN
PLL_EN
MR/OE
CCLK0
CCLK1
FB_IN
All input resistors have a value of 25kΩ
XTAL
0
1
V
CC
V
V
V
CC
CC
CC
VCO_SEL
FSEL_B1
FSEL_B0
FSEL_A1
FSEL_A0
0
1
Figure 2. MPC9772 52-Lead Package Pinout (Top View)
GND
GND
VCC
QA3
QA2
QA1
QA0
V
CC
POWER-ON RESET
Ref
FB
Freescale Semiconductor, Inc.
CLOCK STOP
For More Information On This Product,
PLL
40
41
42
43
44
45
46
47
48
49
50
51
52
39 38 37 36 35 34 33 32 31 30 29 28 27
1 2 3 4 5 6 7 8 9 10 11 12 13
Figure 1. MPC9772 Logic Diagram
VCO
Go to: www.freescale.com
12
÷2
÷1
2
2
2
3
MPC9772
0
1
2
0
1
÷4, ÷6, ÷8, ÷12
÷4, ÷6, ÷8, ÷10
÷4, ÷6, ÷8, ÷10
÷2, ÷4, ÷6, ÷8
÷12, ÷16, ÷20
SYNC PULSE
26
25
24
23
22
21
20
19
18
17
16
15
14
FSEL_FB1
QSYNC
GND
QC0
V
QC1
FSEL_C0
FSEL_C1
QC2
V
QC3
GND
INV_CLK
CC
CC
BANK C
BANK A
BANK B
0
1
STOP
STOP
STOP
STOP
STOP
CLK
CLK
CLK
CLK
CLK
TIMING SOLUTIONS
QA0
QA1
QA2
QA3
QB0
QB1
QB2
QB3
QC0
QC1
QC2
QC3
QFB
QSYNC