MPC9772AE Freescale Semiconductor, MPC9772AE Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC9772AE
Manufacturer Part Number
MPC9772AE
Description
IC PLL CLK GENERATOR 1:12 52LQFP
Manufacturer
Freescale Semiconductor
Type
Clock Generator, Fanout Distribution, Multiplexer , Zero Delay Bufferr
Datasheet
1.MPC9772FA.pdf
(16 pages)
Specifications of MPC9772AE
Pll
Yes with Bypass
Input
LVCMOS
Output
LVCMOS
Number Of Circuits
1
Ratio - Input:output
3:12
Differential - Input:output
No/No
Frequency - Max
240MHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
52-LQFP
Frequency-max
240MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC9772AE
Manufacturer:
IDT
Quantity:
465
Company:
Part Number:
MPC9772AE
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
MPC9772AER2
Manufacturer:
IDT
Quantity:
1 539
Company:
Part Number:
MPC9772AER2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
MOTOROLA
MPC9772
Figure 22. Output Transition Time Test Reference
The variation in cycle time of a signal between adjacent cycles, over a
random sample of adjacent cycle pairs
The pin-to-pin skew is defined as the worst case difference in
propagation delay between any similar delay path within a single
device
The time from the PLL controlled edge to the non controlled
edge, divided by the time between PLL controlled edges,
expressed as a percentage
Figure 16. Output-to-Output Skew t
t
F
Figure 18. Output Duty Cycle (DC)
Figure 20. Cycle-to-Cycle Jitter
T
N
t
P
T
N+1
T
0
DC = t
t
SK(O)
P
/T
0
T
Freescale Semiconductor, Inc.
t
x 100%
R
JIT(CC)
For More Information On This Product,
V
= |T
CC
0.55
2.4
=3.3V
N
SK(O)
-T
N+1
V
V
GND
Go to: www.freescale.com
CC
CC
|
V
V
GND
V
V
GND
÷2
CC
CC
CC
CC
÷2
÷2
14
The deviation in cycle time of a signal with respect to the ideal period over a
random sample of cycles
CCLKx
FB_IN
Figure 17. Propagation Delay (t
The deviation in t
random sample of cycles
CCLKx
FB_IN
T
0
0
Offset) Test Reference
Figure 21. Period Jitter
t
for a controlled edge with respect to a t
(∅)
Figure 19. I/O Jitter
T
T
JIT(PER)
JIT(∅)
(∅)
= |T
, Static Phase
= |T
TIMING SOLUTIONS
0
-T
N
-1/f
1
mean|
0
0
|
mean in a
V
V
GND
V
V
GND
CC
CC
CC
CC
÷2
÷2