LMX2370TM National Semiconductor, LMX2370TM Datasheet - Page 16

• Manufacturer Part Number: LMX2370TM
• Description: IC FREQ SYNTH DL 2.5GHZ 20TSSOP
• Manufacturer: National Semiconductor
• Series: PLLatinum™r
• Type: PLL Frequency Synthesizerr

Specifications of LMX2370TM

• Pll: Yes with Bypass
• Input: CMOS, TTL
• Output: CMOS
• Number Of Circuits: 1
• Ratio - Input:output: 3:1
• Differential - Input:output: Yes/No
• Frequency - Max: 2.5GHz, 1.2GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Frequency-max: 2.5GHz
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: *LMX2370TM

www.national.com
2.0 Programming Description
2.3.5.1 Pulse Swallow Function
f
f
B:
A:
f
R:
P:
2.3.6 PLL Power Down Control (Aux_PWDN, Main_PWDN)
The Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) bits are used to power down either the Main or Auxiliary PLL’s charge
pump portion, or the entire PLL block depending on the setting of the respective charge pump TRI-STATE bit (Aux_CP
Main_CP
respective PLL are disabled and held at reset during the synchronous and asynchronous power down modes. This will allow a
smooth acquisition of the Main RF signal when the oscillator input buffer is still active (Auxiliary loop powered up) and vice versa.
Upon powering up, both R and N counters will start at the “zero” state, and the relationship between R and N will not be random.
Synchronous Power Down Mode
One of the PLL loops can be synchronously powered down by first setting the respective loop’s TRI-STATE mode bit LOW (R17
= 0) and then asserting its power down mode bit (N19 = 1). The power down function is gated by the charge pump. Once the
power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and TRI-STATE bits Aux_CP
or Main_CP
event.
Asynchronous Power Down Mode
One of the PLL loops can be asynchronously powered down by first setting the respective loop’s TRI-STATE mode bit HI (R17
= 1) and then asserting its power down mode bit (N19 = 1). The power down function is NOT gated by the charge pump. Once
the power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and its respective TRI-STATE bit Aux_CP
_TRI (Aux_R17) or Main_CP
VCO
VCO
OSC
: Output frequency of external voltage controlled oscillator (VCO)
: Output frequency of the external reference frequency oscillator
= [(P x B) + A] x f
Preset divide ratio of binary 13-bit programmable counter (3 to 8191)
Preset divide ratio of binary 5-bit swallow counter
0 ≤ A ≤ 31 {P=32}
0 ≤ A ≤ 15 {P=16}
0 ≤ A ≤ 7 {P=8}
A ≤ B
Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
Preset modulus of dual modulus prescaler (P = 8, 16, or 32)
P_Main, (Main_N18) or P_Aux (Aux_N18)
550
PLL Input Frequency
o
_TRI) in the R_CNTR register. The power-down mechanism is described below. The R and N counters for each
f
o
f
<
IN
IN
_TRI (Main_R17) are loaded, the part will go into power down mode upon the completion of a charge pump pulse
f
<
IN
>
550 MHz
1.2 GHz
<
1200 MHz
OSC
/R
0
1
o
_TRI (Main_R17) are loaded, the part will go into power down mode immediately.
(Continued)
16/17 or 32/33
16/17 or 32/33
2.5 GHz PLL
32/33
16
Allowable Prescaler Values
2.5 GHz PLL
16/17
32/33
Prescaler Value
1.2 GHz PLL
8/9 or 16/17
16/17
1.2 GHz PLL
NA
o
16/17
_TRI (Aux_R17)
8/9
o
_TRI or
o -