IDT74FCT810BTSOG IDT, Integrated Device Technology Inc, IDT74FCT810BTSOG Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT74FCT810BTSOG
Manufacturer Part Number
IDT74FCT810BTSOG
Description
IC CLK DRIVER DUAL 1:5 20-SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Series
74FCTr
Type
Fanout Buffer (Distribution)r
Datasheet
1.IDT74FCT810BTPYG8.pdf
(6 pages)
Specifications of IDT74FCT810BTSOG
Number Of Circuits
2
Ratio - Input:output
1:5
Differential - Input:output
No/No
Input
TTL
Output
TTL
Frequency - Max
100MHz
Voltage - Supply
4.75 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
20-SOIC
Frequency-max
100MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
74FCT810BTSOG
TEST CIRCUITS AND WAVEFORMS
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
IDT74FCT810BT/CT
FAST CMOS BUFFER/CLOCK DRIVER
PACKAGE 1 OUTPUT
PACKAGE 2 OUTPUT
OUTPUT
INPUT
Generator
Pulse
OUTPUT 1
OUTPUT 2
INPUT
Output Skew (All Banks) - t
INPUT
V
IN
Test Circuit for All Outputs
Package Skew - t
R
t
PLH
Package Delay
t
T
SK(o)
t
D.U.T.
R
t
V
t
PLH1
SK(t)
= |t
C C
t
PLH2
t
PD 1a
t
PLH2 -
SK(o)
= |t
t
PD2a
t
SK2(o)
V
PD2a -
OUT
t
PLH1
SK(T)
t
F
PH L
t
PH L1
t
≤ 2.5ns; t
|
C
PD1a
50pF
or
t
t
PH L2
t
L
SK2(O)
t
PD 1b
F
|t
SK(o)
t
PHL2 -
|
t
PD2b
SK2(o)
or
|t
R
500
500
PD 2b -
0.8V
2.0V
t
≤ 2.5ns
PHL1
t
V
V
3V
1.5V
0V
1.5V
V
3V
1.5V
0V
V
1.5V
V
1.5V
|
V
PD1b
O L
O L
OL
O H
O H
OH
3V
1.5V
0V
V
1.5V
V
1.5V
V
V
|
O H
OL
O H
O L
7.0V
5
SWITCH POSITION
DEFINITIONS:
C
R
NOTE:
1. Package 1 and Package 2 are same device type and speed grade.
L
T
NORMA LLY
NORMA LLY
= Load capacitance: includes jig and probe capacitance.
= Termination resistance: should be equal to Z
CONTROL
OUTPUT
OUTPUT 1
OUTPUT 2
OUTPUT
OUTPUT
INPUT
INPUT
INPUT
HIGH
LOW
Disable HIGH
Enable HIGH
Disable LOW
Enable LOW
Test
SW ITCH
CLOSE D
SW ITCH
OPEN
ENABLE
Output Skew (Same Bank) - t
t
t
t
PZL
PZH
SK(o)
Enable and Disable Times
t
PLH
t
PLH1
Pulse Skew - t
t
= |t
SK(p)
t
PLH2
COMMERCIAL TEMPERATURE RANGE
t
PLH2 -
1.5V
1.5V
SK(o)
3.5V
0V
= |t
PHL -
t
PLH1
t
PHZ
t
DISABLE
PLH
t
|
PHL1
or
t
SK(P)
PH L2
t
OUT
t
PH L
t
SK(o)
|t
|
PHL2 -
PLZ
of the Pulse Generator.
0.3V
0.3V
SK1(O)
t
PHL1
Switch
Closed
GND
V
3V
1.5V
0V
V
1.5V
V
V
1.5V
|
V
3V
1.5V
0V
1.5V
V
3V
1.5V
0V
3.5V
V
V
0V
O L
O L
OH
OH
OH
O L
O H
O L