ICS9248DF-39 IDT, Integrated Device Technology Inc, ICS9248DF-39 Datasheet - Page 14

no-image

ICS9248DF-39

Manufacturer Part Number
ICS9248DF-39
Description
IC GEN/BUFFER PENTIUM PRO 48SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Frequency Generatorr
Datasheet

Specifications of ICS9248DF-39

Input
Crystal
Output
Clock
Frequency - Max
150MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Frequency-max
150MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
9248DF-39

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS9248DF-39
Manufacturer:
PHILIPS
Quantity:
205
Part Number:
ICS9248DF-39
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS9248DF-39LF
Manufacturer:
IBM
Quantity:
1 202
Part Number:
ICS9248DF-39LF
Manufacturer:
ICS
Quantity:
6 398
Part Number:
ICS9248DF-39LF
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS9248DF-39LF
0
0277G—08/04/04
The I/O pins designated by (input/output) on the ICS9248-
39 serve as dual signal functions to the device. During
initial power-up, they act as input pins. The logic level
(voltage) that is present on these pins at this time is read
and stored into a 5-bit internal data latch. At the end of
Power-On reset, (see AC characteristics for timing values),
the device changes the mode of operations for these pins
to an output function. In this mode the pins produce the
specified buffered clocks to external loads.
To program (load) the internal configuration register for
these pins, a resistor is connected to either the VDD
(logic 1) power supply or the GND (logic 0) voltage
potential. A 10 Kilohm (10K) resistor is used to provide
both the solid CMOS programming voltage needed during
the power-up programming period and to provide an
insignificant load on the output clock during the subsequent
operating period.
Shared Pin Operation -
Input/Output Pins
ICS9248-39
Device
Pad
Programming
Header
Via to Gnd
Series Term. Res.
Fig. 1
14
Figure 1 shows a means of implementing this function
when a switch or 2 pin header is used. With no jumper is
installed the pin will be pulled high. With the jumper in
place the pin will be pulled low. If programmability is not
necessary, than only a single resistor is necessary. The
programming resistors should be located close to the
series termination resistor to minimize the current loop
area. It is more important to locate the series termination
resistor close to the driver than the programming resistor.
8.2K
2K
Clock trace to load
Via to
VDD

Related parts for ICS9248DF-39