ICS932S401EGT IDT, Integrated Device Technology Inc, ICS932S401EGT Datasheet
ICS932S401EGT
Specifications of ICS932S401EGT
Related parts for ICS932S401EGT
ICS932S401EGT Summary of contents
Page 1
Integrated Circuit Systems, Inc. Programmable Timing Control Hub for Intel-based Servers Recommended Application: CK410B clock for Intel-based servers Output Features: • 0.7V current-mode differential CPU pairs • 0.7V current-mode differential SRC pair • PCI ...
Page 2
Integrated Circuit Systems, Inc. Pin Description Pin # PIN NAME 1 VDDPCI 2 GNDPCI 3 PCICLK0 4 PCICLK1 5 PCICLK2 6 PCICLK3 7 GNDPCI 8 VDDPCI 9 PCICLK_F0 10 PCICLK_F1 11 PCICLK_F2 12 VDD48 13 48MHz 14 GND48 15 VDDSRC ...
Page 3
Integrated Circuit Systems, Inc. Pin Description (Continued) Pin # PIN NAME 29 SCLK 30 SDATA 31 Vtt_PwrGd#/ IREF 34 GNDA 35 VDDA 36 CPUCLKC3 37 CPUCLKT3 38 VDDCPU 39 CPUCLKC2 40 CPUCLKT2 41 GNDCPU 42 CPUCLKC1 43 ...
Page 4
Integrated Circuit Systems, Inc. General Description ICS932S401 is a main clock synthesizer for CK410-generation Intel server platforms. ICS932S401 is driven with a 14.318MHz crystal. It generates CPU outputs up to 400MHz and PCI-Express clocks at 100 or 200 MHz. The ...
Page 5
Integrated Circuit Systems, Inc. Absolute Max Symbol Parameter VDD_A 3.3V Core Supply Voltage VDD_In 3.3V Logic Input Supply Voltage Ts Storage Temperature Tambient Ambient Operating Temp Tcase Case Temperature Input ESD protection ESD prot human body model Electrical Characteristics - ...
Page 6
Integrated Circuit Systems, Inc. Electrical Characteristics - CPU 0.7V Current Mode Differential Pair 70° 3.3 V +/-5 PARAMETER SYMBOL Current Source Output Zo Impedance Voltage High VHigh Voltage Low VLow ...
Page 7
Integrated Circuit Systems, Inc. Electrical Characteristics - SRC 0.7V Current Mode Differential Pair 70° 3.3 V +/-5 PARAMETER SYMBOL Current Source Output Zo Impedance Voltage High VHigh Voltage Low VLow Max ...
Page 8
Integrated Circuit Systems, Inc. Electrical Characteristics - PCICLK/PCICLK_F 70° 3.3 V +/-5 PARAMETER SYMBOL Long Accuracy ppm T Clock period period Absolute Min/Max Clock T abs period Clk High Time ...
Page 9
Integrated Circuit Systems, Inc. Electrical Characteristics - REF-14.318MHz 70° 3.3 V +/-5 PARAMETER SYMBOL Long Accuracy ppm T Clock period period Absolute Min/Max Clock T abs period Output High Voltage ...
Page 10
Integrated Circuit Systems, Inc. Single-ended Output Terminations ICS932S401 SEPP Output Buffer (Single Ended Push Pull) SEPP Output Buffer (Single Ended Push Pull) The singled-ended outputs of the ICS 932S401E default to a drive strength of 2 loads. The REF clocks ...
Page 11
Integrated Circuit Systems, Inc. General SMBus serial interface information for the ICS932S401 How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock will acknowledge • Controller (host) sends the ...
Page 12
Integrated Circuit Systems, Inc. SMBus Table: SRC Output Enable Register Byte 0 Pin # Name NA SRCCLK7 Enable Bit 7 NA SRCCLK6 Enable Bit 6 NA SRCCLK5 Enable Bit 5 26,27 SRCCLK4 Enable Bit 4 23,24 SRCCLK3 Enable Bit 3 ...
Page 13
Integrated Circuit Systems, Inc. SMBus Table: CPU and SRC Stop and Power Down Mode Drive Control Register Byte 4 Pin # Name CPUCLK3 PD Drive Bit 7 36,37 CPUCLK2 PD Drive Bit 6 39,40 CPUCLK1 PD Drive Bit 5 42,43 ...
Page 14
Integrated Circuit Systems, Inc. SMBus Table: Byte Count Register Byte 8 Pin # Name - BC7 Bit 7 - BC6 Bit 6 - BC5 Bit 5 - BC4 Bit 4 - BC3 Bit 3 - BC2 Bit 2 - BC1 ...
Page 15
Integrated Circuit Systems, Inc. SMBus Table: CPU Frequency Control Register Byte 11 Pin # Name - CPU N Div8 Bit 7 - CPU N Div9 Bit 6 - CPU M Div5 Bit 5 - CPU M Div4 Bit 4 CPU ...
Page 16
Integrated Circuit Systems, Inc. SMBus Table: SRC Frequency Control Register Byte 15 Pin # Name - SRC N Div8 Bit 7 - SRC N Div9 Bit 6 - SRC M Div5 Bit 5 - SRC M Div4 Bit 4 SRC ...
Page 17
Integrated Circuit Systems, Inc. SMBus Table: CPU Programmable Output Divider Register Byte 19 Pin # Name - CPUDiv3 Bit 7 - CPUDiv2 Bit 6 - CPUDiv1 Bit 5 - CPUDiv0 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ...
Page 18
Integrated Circuit Systems, Inc. REF Drive Strength Functionality Byte6, Byte 10, Byte 10, bit 4 bit 1 bit 0 REF1 ...
Page 19
Integrated Circuit Systems, Inc. PD, Power Down asynchronous active high input used to shut off all clocks cleanly prior to system power down. When PD is asserted, all clocks will be driven low before turning off the ...
Page 20
Integrated Circuit Systems, Inc. PD De-assertion The time from the de-assertion until power supply ramps to get stable clocks will be less than 1.8ms. If the drive mode control bit for PD tristate is programmed to '1' ...
Page 21
Integrated Circuit Systems, Inc INDEX INDEX AREA AREA 45° 45° 0921G—08/24/09 c SYMBOL ...
Page 22
Integrated Circuit Systems, Inc INDEX INDEX AREA AREA Ordering Information Part / Order Number Shipping Packaging 932S401EFLF 932S401EFLFT 932S401EGLF 932S401EGLFT “LF” suffix to the part number denotes ...
Page 23
Integrated Circuit Systems, Inc. Revision History Rev. Issue Date Description 1. Updated Electrical Characterisitcs tables with typical data A 5/2/2005 2. Added Notes on Termination of Single-ended outputs B 5/18/2006 1. Changed Max CPU Skew from 100ps to 50ps. C ...