ICS932S401EFLFT IDT, Integrated Device Technology Inc, ICS932S401EFLFT Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS932S401EFLFT
Manufacturer Part Number
ICS932S401EFLFT
Description
IC TIMING CTRL HUB PROGR 56-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Timing Control Hubr
Datasheet
1.ICS932S401EFLFT.pdf
(23 pages)
Specifications of ICS932S401EFLFT
Input
Crystal
Output
Clock
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Frequency-max
400MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
932S401EFLFT
0921G—08/24/09
SMBus Table: CPU Frequency Control Register
SMBus Table: CPU Frequency Control Register
SMBus Table: CPU Spread Spectrum Control Register
Byte 13
SMBus Table: CPU Spread Spectrum Control Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Byte 11
Byte 12
Byte 14
Integrated
Circuit
Systems, Inc.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Pin #
Pin #
Pin #
Pin #
CPU M Div5
CPU M Div4
CPU M Div3
CPU M Div2
CPU M Div1
CPU M Div0
CPU N Div8
CPU N Div9
CPU N Div7
CPU N Div6
CPU N Div5
CPU N Div4
CPU N Div3
CPU N Div2
CPU N Div1
CPU N Div0
CPU SSP14
CPU SSP13
CPU SSP12
CPU SSP11
CPU SSP10
CPU SSP7
CPU SSP6
CPU SSP5
CPU SSP4
CPU SSP3
CPU SSP2
CPU SSP1
CPU SSP0
CPU SSP9
CPU SSP8
Name
Name
Name
Name
Spread Spectrum Programming
Spread Spectrum Programming
N Divider Programming Byte12
bit(7:0) and Byte11 bit(7:6)
M Divider Programming
N Divider Prog bit 8
N Divider Prog bit 9
Control Function
Control Function
Control Function
Control Function
bit(14:8)
bit (5:0)
bit(7:0)
15
Reserved
Type
Type
Type
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
M and N Divider in Byte 11 and
M and N Divider in Byte 11 and
These Spread Spectrum bits in
These Spread Spectrum bits in
12 will configure the CPU VCO
12 will configure the CPU VCO
The decimal representation of
The decimal representation of
the spread pecentage of CPU
the spread pecentage of CPU
frequency. Default at power
frequency. Default at power
Byte 13 and 14 will program
Byte 13 and 14 will program
up = latch-in or Byte 0 Rom
up = latch-in or Byte 0 Rom
table. VCO Frequency =
table. VCO Frequency =
14.318 x [NDiv(9:0)+8] /
14.318 x [NDiv(9:0)+8] /
0
0
0
0
[MDiv(5:0)+2]
[MDiv(5:0)+2]
ICS932S401
1
1
1
1
PWD
PWD
PWD
PWD
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0