SC2200UFH-300 AMD (ADVANCED MICRO DEVICES), SC2200UFH-300 Datasheet - Page 248
![no-image](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__sml.jpg)
SC2200UFH-300
Manufacturer Part Number
SC2200UFH-300
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.SC2200UFH-300.pdf
(429 pages)
Specifications of SC2200UFH-300
Operating Temperature (min)
0C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC2200UFH-300F
Manufacturer:
NSC
Quantity:
201
- Current page: 248 of 429
- Download datasheet (4Mb)
258
Offset 0Eh
Offset 0Fh
Offset 10h-11h
Notes: 1) This is the top level of PME/SCI status reporting. There is no second level except for bit 3 (GPIOs) where the next level of
12:10
15:12
Bit
9:3
7:1
7:2
11
2
1
0
0
1
0
2) If SCI generation is not desired, the status bits are still set by the described conditions and can be used for monitoring pur-
Description
SLP_TYPx (Sleep Type). Defines the type of Sleep state the system enters when SLP_EN (bit 13) is set.
000: Sleep State S0 (Full on)
001: Sleep State SL1
010: Sleep State SL2
011: Sleep State SL3
Reserved. Set to 0.
GBL_RLS (Global Release). (Write Only) This write only bit is used by ACPI software to raise an event to the BIOS soft-
ware (i.e., it generates an SMI to pass execution control to the BIOS).
0: Disable.
1: Enable.
This is a write only bit and reads of this bit always return a 0.
To generate an SMI, ACPI software writes the GBL_RLS bit which in turn sets the BIOS_STS bit (F1BAR1+I/O Offset
0Eh[0]) and raises a PME. For the PME to generate an SMI, set BIOS_EN (F1BAR1+I/O Offset 0Fh[0] to 1).
The top level SMI status is reported at F1BAR0+I/O offset 00h/02h.
Second level status is at F1BAR0+I/O Offset 22h[5].
BM_RLD (Bus Master RLD). If the processor is in the C3 state and a bus master request is generated, force the processor
to transition to the C0 state.
0: Disable.
1: Enable
SCI_EN (System Control Interrupt Enable). Globally selects power management events (PMEs) reported in PM1A_STS
and GPE0_STS (F1BAR1+I/O Offset 08h and 10h) to be either an SCI or SMI type of interrupt.
0: APM Mode, generates an SMI and status is reported at F1BAR0+I/O Offset 00h/02h[0].
1: ACPI Mode, generates an SCI if the corresponding PME enable bit is set and status is reported at F1BAR1+I/O Offset
Note:
Reserved. Must be set to 0.
BIOS_STS (BIOS Status Release). When 1 is written to the GLB_RLS bit (F1BAR1+I/O Offset 0Ch[2]), this bit is also set
to 1.
Write 1 to clear.
Reserved. Must be set to 0.
BIOS_RLS (BIOS Release). (Write Only) When this bit is asserted, allow the BIOS to release control of the global lock.
0: Disable.
1: Enable.
This is a write only bit and reads of this bit always return a 0.
To generate an SCI, the BIOS writes the BIOS_RLS bit which in turn sets the GBL_STS bit (F1BAR1+I/O Offset 08h[5]) and
raises a PME. For the PME to generate an SCI, set GBL_EN (F1BAR1+I/O Offset 0Ah[5] to 1).
BIOS_EN (BIOS Enable). When this bit is asserted, allow SMI generation by ACPI software via writes to GBL_RLS
(F1BAR1+I/O Offset 0Ch[2]).
0: Disable.
1: Enable
Reserved. Must be set to 0.
Reserved.
status is reported at F0BAR0+I/O Offset 0Ch/1Ch.
poses.
08h and 10h.
This bit enables the ACPI state machine.
Table 6-34. F1BAR1+I/O Offset: ACPI Support Registers (Continued)
32580B
GPE0_STS — General Purpose Event 0 PME/SCI Status Register (R/W)
ACPI_BIOS_STS Register (R/W)
ACPI_BIOS_EN Register (R/W)
100: Sleep State SL4
101: Sleep State SL5 (Soft off)
110: Reserved
111: Reserved
Core Logic Module - SMI Status and ACPI Registers - Function 1
AMD Geode™ SC2200 Processor Data Book
Reset Value: xxxxh
Reset Value: 00h
Reset Value: 00h
Related parts for SC2200UFH-300
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SC220](/images/no-image3.png)
Part Number:
Description:
XpressFlow 2020 Ethernet Routing Switch Chipset
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SC220EVB](/images/manufacturer_photos/0/5/595/semtech_tmb.jpg)
Part Number:
Description:
SC220 20 MHz Step-Down Regulator (SOIC-8) Evaluation Board
Manufacturer:
Semtech
Datasheet:
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet: