CY7C04312BV-133BGC Cypress Semiconductor Corp, CY7C04312BV-133BGC Datasheet - Page 32

no-image

CY7C04312BV-133BGC

Manufacturer Part Number
CY7C04312BV-133BGC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C04312BV-133BGC

Operating Temperature Classification
Commercial
Package Type
BGA
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C04312BV-133BGC
Manufacturer:
CY
Quantity:
94
Part Number:
CY7C04312BV-133BGC
Manufacturer:
CY
Quantity:
20
Document #: 38-06027 Rev. *A
Table 7. MBIST Control States (continued)
Table 8. MBIST Control Register (MCR)
Table 9. Boundary Scan Order
2
4
6
8
10
12
14
Cell #
States Code
001010
001001
001000
001110
001011
011000
011001
011011
011010
011101
011001
011011
011010
011101
011001
011011
011010
011101
110010
011110
011110
011110
011111
011111
011111
MCR[1:0]
A0_P4
A1_P4
A2_P4
A3_P4
A4_P4
A5_P4
A6_P4
00
01
10
11
Signal Name
mar2_0_downcnt
mar2_read
chkr_w
chkr_r
n_chkr_w
n_chkr_r
uaddr_zeros2
uaddr_write2
uaddr_read2
uaddr_ones2
n_uaddr_write2
n_uaddr_read2
uaddr_zeros3
uaddr_write3
uaddr_read3
uaddr_ones3
n_uaddr_write3
n_uaddr_read3
uaddr_zeros4
uaddr_write4
uaddr_read4
uaddr_ones4
n_uaddr_write4
n_uaddr_read4
complete
State Name
K20
J19
J18
H20
H19
G19
G18
Non-Debug
Bump (Ball) ID
Reserved
Reserved
Debug
Mode
Down count M2A_r1w0r0.
Read all 0s.
Port 1 writes topological checkerboard data to memory.
All ports read topological checkerboard data.
Port 1 write inverse topological checkerboard data.
All ports read inverse topological checkerboard data.
Port 2 write all zeros to memory using Unique Address Algorithm (UAA).
Port 2 writes every address value into its memory location (UAA).
All ports read UAA data.
Port 2 writes all ones to memory.
Port 2 writes inverse address value into memory.
All ports read inverse UAA data.
Port 3 write all zeros to memory using Unique Address Algorithm (UAA).
Port 3 writes every address value into its memory location (UAA).
All ports read UAA data.
Port 3 writes all ones to memory.
Port 3 writes inverse address value into memory.
All ports read inverse UAA data.
Port 4 write all zeros to memory using Unique Address Algorithm (UAA).
Port 4 writes every address value into its memory location (UAA).
All ports read UAA data.
Port 4 writes all ones to memory.
Port 4 writes inverse address value into memory.
All ports read inverse UAA data.
Test complete.
Table 9. Boundary Scan Order (continued)
16
18
20
22
24
26
28
30
32
34
36
38
40
Cell #
A7_P4
A8_P4
A9_P4
A10_P4
A11_P4
A12_P4
A13_P4
A14_P4
A15_P4
CNTINT_P4
CNTRST_P4
MKLD_P4
CNTLD_P4
Description
Signal Name
F20
F19
F18
E20
E19
D19
D18
C20
C19
F17
K18
H18
H17
CY7C04312BV
CY7C04314BV
CY7C0430BV
Bump (Ball) ID
Page 32 of 37

Related parts for CY7C04312BV-133BGC