74SSTU32864GBFG IDT, Integrated Device Technology Inc, 74SSTU32864GBFG Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
74SSTU32864GBFG
Manufacturer Part Number
74SSTU32864GBFG
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.74SSTU32864GBFG.pdf
(12 pages)
Specifications of 74SSTU32864GBFG
Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Propagation Delay Time
2.35ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
340(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
NOTES:
1. C
2. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Z
TEST CIRCUITS AND WAVEFORMS (V
IDT74SSTU32864/A/C/D/G
1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O
L
includes probe and jig capacitance.
Output
Output
Voltage Waveforms: High-to-Low Slew-Rate Adjustment
Voltage Waveforms: Low-to-High Slew-Rate Adjustment
DUT
dv_r
dv_f
Load Circuit: High-to-Low Slew-Rate Adjustment
Load Circuit: Low-to-High Slew-Rate Adjustment
Out
DUT
Out
C
L
C
= 10 pF
20%
80%
L
= 10 pF
DD
11
dt_f
dt_r
= 1.8V ± 0.1V)
80%
20%
O
V
= 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
DD
Test Point
R
L
= 50Ω
R
Test Point
L
= 50Ω
V
V
V
V
COMMERCIAL TEMPERATURE RANGE
OL
OH
OH
OL