MCM20027IBMN Freescale, MCM20027IBMN Datasheet - Page 54
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MCM20027IBMN
Manufacturer Part Number
MCM20027IBMN
Description
Manufacturer
Freescale
Type
CMOSr
Datasheet
1.MCM20027IBMN.pdf
(73 pages)
Specifications of MCM20027IBMN
Sensor Image Color Type
Monochrome
Sensor Image Size Range
>= 480,000Pixels
Sensor Image Size
1280x1024Pixels
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 40C
Package Type
CLCC
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Lead Free Status / RoHS Status
Supplier Unconfirmed
13.4.3 Integration Time Control
The Integration Time registers;
Table
Integration time for CFRS and SFRS; cint[13:0], is
measured in Virtual Row times. Please refer to
11
relationship to the WOI.
NOTE!!
ister; Table 42
Since multiple I2C writes may be needed to complete
desired frame to frame integration time changes, the
upd bit signals that all desired programming has been
completed, and to apply these changes to the next
frame captured. This prevents undesirable changes in
integration time that may result from I2C writes that
span the “End of Frame” boundary. This upd bit has to
be toggled from its previous state in order for the new
value of cint[13:0] to be accepted/updated by the sen-
sor and take effect. i.e. If its previous state is “0”, when
writing a new cint value, first write cint[7:0] to the
gration Time LSB Register; Table
cint [13:8] and “1” to the upd bit to the
MSB Register; Table
A virtual frame is the mechanism by which the user con-
trols the integration time and frame time for the output
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MOTOROLA, INC. 2002
Address
Number
for a pictorial description of the Virtual Frame and its
msb (7)
FUO
5 - 0
4E
Bit
43, control the integration time for the pixel array.
7
6
h
The upd bit of the
is used to indicate a change to cint[13:0].
Integration
Integration
Function
Update
Switch
Time
Time
FUO
upd
6
42.
Integration Time MSB Reg-
This bit has to change from its previous state everytime a new value
is written to Integration Time ISB and the Integration Time LSB.
In conjunction with the Integration Time LSB
forms the 14-bit Integration Time cint[13:0].
Table
cint[13]
Freescale Semiconductor, Inc.
43, then write both
For More Information On This Product,
5
Table 42. Integration Time MSB Register
41,
Integration Time
Table
Go to: www.freescale.com
Integration Time MSB
cint[12]
42, and
Figure
4
Inte-
Factory Use Only
Description
data stream. By adding additional rows or columns as
‘blanking’ to the WOI to form the Virtual Frame, the user
can control the amount of blanking in both horizontal
and vertical
MSB Register,” on page 55 Table 45, “Virtual Frame
Row Depth LSB Register,” on page 55Table 46, “Virtual
Frame Column Width MSB Register,” on
page 56Table 47, “Virtual Frame Column Width LSB
Register,” on page
The user should be careful to create a Virtual Frame
that is larger than the WOI. There is no logic in the sen-
sor interface to prevent the user from defining a Virtual
Frame smaller than the WOI. Therefore, pixel data may
be lost.
The Virtual Frame must be at least 1 row and 6 columns
larger than the WOI.
The Virtual Frame completely defines the integration
time in CFRS. Any changes to the WOI or how the WOI
is sampled has no effect on integration time.
cint[11]
3
space.(Table 44, “Virtual Frame Row Depth
cint[10]
(Table
2
56)
43) Register,
Revision 8.4 - 24 Oct 2002 :
cint[9]
ImageMOS
ImageMOS
1
000100
Default
cint[8]
Reset
State
lsb (0)
04
0
h
b
MCM20027
54