CYIL1SN3000AA-GZDC Cypress Semiconductor Corp, CYIL1SN3000AA-GZDC Datasheet - Page 31

• Manufacturer Part Number: CYIL1SN3000AA-GZDC
• Description: Image Sensor Monochrome CMOS 1696x1710Pixels 369-Pin uPGA
• Manufacturer: Cypress Semiconductor Corp
• Type: CMOSr

Specifications of CYIL1SN3000AA-GZDC

• Sensor Image Color Type: Monochrome
• Operating Supply Voltage (typ): 2.5V
• Operating Temp Range: 0C to 60C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Package: 369uPGA
• Image Size: 1696x1710 Pixels
• Color Sensing: Monochrome
• Operating Temperature: 0 to 60 °C
• Operating Supply Voltage: 2.25 to 2.75 V
• Lead Free Status / RoHS Status: Compliant

Misc2 SuperBlk Control Register (b1001010 / d74)
The misc2 superblk control register contains additional analog bias and reference controls. The bits are defined in this section.
■
■
■
■
■
■
■
■
Table 43. Misc2 SuperBlk Control Register
Document Number: 001-44335 Rev. *C
bg_disable, bit <0>
int_res, bit<1>
pwd_bg, bit<2>
pwd_vdark, bit<3>
pwd_vref, bit<4>
pwd_vcm, bit<5>
sblk_spare3, bit<6>
sblk_spare4, bit<7>
bg_disable, bit <0>: This bit is provided if the on-chip bandgap needs to be disabled.
int_res, bit<1>: This bit controls whether an on-chip or external resister is used in setting the bandgap voltage.
pwd_bg, bit<2>: This bit is provided to power down the bandgap. It is intended for test and debug only.
pwd_vdark, bit<3>: This bit is provided to power down the driver for the dark reference voltage. It is intended for test and debug only.
pwd_vref, bit<4>: This bit is provided to power down the voltage references, vrefp and vrefm. It is intended for test and debug only.
pwd_vcm, bit<5>: This bit is fixed to “1”. Refer to
sblk_spare3, bit<6>: This bit is a spare control bit. It is set to 0 at POR.
sblk_spare4, bit<7>: This bit is a spare control bit. It is set to 1 at POR.
On startup
On startup
On startup
On startup
On startup
On startup
On startup
On startup
Value
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
On-chip bandgap enabled
Normal operation
On-chip bandgap disabled
0
External resistor used in Normal operation
On-chip resister used
0
Normal operation
Bandgap powered down
0
Normal operation
Power down vdark buffer
0
Normal operation
Power down vrefp/vrefm references
0
Disable on-chip VCM generation. Apply 0.9V to Vcm pin 87
and decouple to ground with 10 nF capacitor.
0
Normal operation
0
Normal operation
1
PRELIMINARY
Table
Effect
43.
CYIL1SN3000AA
Page 31 of 61
[+] Feedback