M378T2953CZ3-CD5 Samsung Semiconductor, M378T2953CZ3-CD5 Datasheet - Page 2

• Manufacturer Part Number: M378T2953CZ3-CD5
• Manufacturer: Samsung Semiconductor

Specifications of M378T2953CZ3-CD5

• Lead Free Status / RoHS Status: Compliant

Table of Contents
1.0 DDR2 Unbuffered DIMM Ordering Information ..........................................................................4
2.0 Features .........................................................................................................................................4
3.0 Address Configuration .................................................................................................................4
4.0 x64 DIMM Pin Configurations (Front side/Back side) ................................................................5
5.0 x72 DIMM Pin Configurations (Front side/Back side) ................................................................6
6.0 Pin Description ..............................................................................................................................6
7.0 Input/Output Functional Description ..........................................................................................7
8.0 Functional Block Diagram : .........................................................................................................8
9.0 Absolute Maximum DC Ratings .................................................................................................13
10.0 AC & DC Operating Conditions ...............................................................................................13
11.0 IDD Specification Parameters Definition .................................................................................15
12.0 Operating Current Table ...........................................................................................................16
13.0 Input/Output Capacitance ........................................................................................................19
14.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 ......................................19
15.0 Physical Dimensions : ..............................................................................................................22
UDIMM
8.1 512MB, 64Mx64 Module - M378T6553CZ3 / M378T6553CZ0
8.2 512MB, 64Mx72 ECC Module - M391T6553CZ3 / M391T6553CZ0
8.3 1GB, 128Mx64 Module - M378T2953CZ3 / M378T2953CZ0
8.4 1GB, 128Mx72 ECC Module - M391T2953CZ3 / M391T2953CZ0
8.5 256MB, 32Mx64 Module - M378T3354CZ3 / M378T3354CZ0
10.1 Recommended DC Operating Conditions (SSTL - 1.8)
10.2 Operating Temperature Condition
10.3 Input DC Logic Level
10.4 Input AC Logic Level
10.5 AC Input Test Conditions
12.1 M378T6553CZ3 / M378T6553CZ0 : 512MB(64Mx8 *8) Module
12.2 M378T2953CZ3 / M378T2953CZ0 : 1GB(64Mx8 *16) Module
12.3 M378T3354CZ3 / M378T3354CZ0 : 256MB(32Mx16 *4) Module
12.4 M391T6553CZ3 / M391T6553CZ0 : 512MB(64Mx8 *9) ECC Module
12.5 M391T2953CZ3 / M391T2953CZ0 : 1GB(64Mx8 *18) ECC Module
14.1 Refresh Parameters by Device Density
14.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
14.3 Timing Parameters by Speed Grade
15.1 64Mbx8 based 64Mx64/x72 Module (1 Rank)
15.2 64Mbx8 based 128Mx64/x72 Module (2 Ranks)
15.3 32Mbx16 based 32Mx64 Module (1 Rank)
................................................................................................................14
...............................................................................................................14
..........................................................................................................14
..............................................................................................14
...........................................................................................20
.......................................................................................19
....................................................................................24
................................................................................ 22
2 of 24
............................................................................23
...................................................................13
.................................................................10
.................................................................8
...............................................................12
..........................................................11
..........................................................16
.........................................................16
..........................................................9
.......................................................17
....................................................18
..................................................17
............................................19
Rev. 1.5 October 2006
DDR2 SDRAM