RC28F640J3F75A NUMONYX, RC28F640J3F75A Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
RC28F640J3F75A
Manufacturer Part Number
RC28F640J3F75A
Description
Manufacturer
NUMONYX
Datasheet
1.RC28F640J3F75A.pdf
(66 pages)
Specifications of RC28F640J3F75A
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
RC28F640J3F75A
Manufacturer:
TOSHIBA
Quantity:
1 870
Company:
Part Number:
RC28F640J3F75A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
9.0
9.1
Table 20: Status Register Bit Definitions
Datasheet
34
Status Register (SR)
Status
Ready
Bit
7
7
6
5
4
3
2
1
0
Ready Status
Erase Suspend Status
Erase Error
Program
Error
Program Suspend Status
Block-Locked Error
Reserved
Program/Erase Voltage Error
Suspend
Status
Erase
Flash Operations
This section describes the operational features of flash memory. Operations are
command-based, wherein command codes are first issued to the device, then the
device performs the desired operation. All command codes are issued to the device
using bus-write cycles (see
command codes can be found in
Status Register
The Status Register (SR) is an 8-bit, read-only register that indicates device status and
operation errors. To read the Status Register, issue the Read Status Register command.
Subsequent reads output Status Register information on DQ[7:0], and 00h on
DQ[15:8].
SR status bits are set and cleared by the device. SR error bits are set by the device, but
must be cleared using the Clear Status Register command. Upon power-up or exit from
reset, the Status Register defaults to 80h. Page-mode reads are not supported in this
read mode. Status Register contents are latched on the falling edge of OE# or CE
low is defined as the combination of pins CE0, CE1, and CE2 that enable the device.
CE
device). OE# must toggle to V
update the Status Register latch. The Read Status Register command functions
independently of V
Table 20
6
X
high is defined as the combination of pins CE0, CE1, and CE2 that disable the
Name
Command
Sequence
Error
shows Status Register bit definitions.
Erase
Error
5
PEN
0 = Device is busy. SR[6:0] are invalid (Not driven);
1 = Device is ready. SR[6:0] are valid.
0 = Erase suspend not in effect.
1 = Erase suspend in effect.
0 = Within acceptable limits during program or erase operation.
1 = Not within acceptable limits during program or erase operation - Operation
aborted.
0 = Program suspend not in effect.
1 = Program suspend in effect.
0 = Block NOT locked during program or erase - operation successful.
1 = Block locked during program or erase - operation aborted.
Reserved
Program
voltage.
SR.5 SR.4
0
0
1
1
Error
Numonyx
4
0
1
0
1
Chapter 8.0, “Bus
= Program or erase operation successful.
= Program error - operation aborted.
= Erase error - operation aborted.
= Command sequence error - command aborted.
IH
®
or the device must be disabled before further reads to
Section 11.0, “Device Command Codes” on page
Program/
Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
Voltage
Erase
Error
3
Interface”). A complete list of available
Program
Suspend
Status
Description
2
Block-Locked
Error
1
Default Value = 80h
Reserved
March 2010
208032-02
0
X
(CE
48.
X