M28W640HCB70ZB6E NUMONYX, M28W640HCB70ZB6E Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M28W640HCB70ZB6E
Manufacturer Part Number
M28W640HCB70ZB6E
Description
Manufacturer
NUMONYX
Datasheet
1.M28W640HCB70ZB6E.pdf
(72 pages)
Specifications of M28W640HCB70ZB6E
Cell Type
NOR
Density
64Mb
Access Time (max)
70ns
Interface Type
Parallel
Boot Type
Bottom
Address Bus
22b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
TFBGA
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
16b
Number Of Words
4M
Supply Current
18mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M28W640HCB70ZB6E
Manufacturer:
ST
Quantity:
20 000
4.8
4.9
4.10
Quadruple Word Program command
This feature is offered to improve the programming throughput, writing a page of four
adjacent words in parallel.The four words must differ only for the addresses A0 and A1.
Programming should not be attempted when V
Five bus write cycles are necessary to issue the Quadruple Word Program command:
Read operations output the Status Register content after the programming has started.
Programming aborts if Reset goes to V
program operation is aborted, the block containing the memory location must be erased and
reprogrammed.
See
flowchart for using the Quadruple Word Program command.
Clear Status Register command
The Clear Status Register command can be used to reset bits 1, 3, 4 and 5 in the Status
Register to ‘0’. One bus write cycle is required to issue the Clear Status Register command.
The bits in the Status Register do not automatically return to ‘0’ when a new Program or
Erase command is issued. The error bits in the Status Register should be cleared before
attempting a new Program or Erase command.
Program/Erase Suspend command
The Program/Erase Suspend command is used to pause a program or erase operation.
One bus write cycle is required to issue the Program/Erase command and pause the
Program/Erase controller.
During Program/Erase Suspend the command interface will accept the Program/Erase
Resume, Read Array, Read Status Register, Read Electronic Signature and Read CFI
Query commands. Additionally, if the suspend operation was Erase then the Program,
Double Word Program, Quadruple Word Program, Block Lock, Block Lock-down or
Protection Program commands will also be accepted. The block being erased may be
protected by issuing the Block Protect, Block Lock or Protection Program commands. When
the Program/Erase Resume command is issued the operation will complete. Only the blocks
not being erased may be read or programmed correctly.
During a Program/Erase Suspend, the device can be placed in a pseudo-standby mode by
taking Chip Enable to V
See
Figure 20: Erase Suspend & Resume flowchart and
the Program/Erase Suspend command.
Appendix
Appendix
The first bus cycle sets up the Quadruple Word Program command.
The second bus cycle latches the address and the data of the first word to be written
The third bus cycle latches the address and the data of the second word to be written
The fourth bus cycle latches the address and the data of the third word to be written
The fifth bus cycle latches the address and the data of the fourth word to be written and
starts the Program/Erase controller.
C,
C,
Figure 17: Quadruple Word Program flowchart and
Figure 18: Program Suspend & Resume flowchart and
IH
. Program/Erase is aborted if Reset turns to V
IL
. As data integrity cannot be guaranteed when the
PP
is not at V
pseudocode, for flowcharts for using
PPH
.
pseudocode, for the
IL
pseudocode, and
.
19/72