LRS1806C Sharp Electronics, LRS1806C Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/6/602/sharp_electronics_sml.jpg)
LRS1806C
Manufacturer Part Number
LRS1806C
Description
Manufacturer
Sharp Electronics
Datasheet
1.LRS1806C.pdf
(58 pages)
Specifications of LRS1806C
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LRS1806C
Manufacturer:
Sharp
Quantity:
191
sharp
14. Notes
This product is a stacked CSP package that a 64M (x16) bit Flash Memory and a 16M (x16) bit Smartcombo RAM are
assembled into.
- Supply Power
- Power Supply and Chip Enable of Flash Memory and Smartcombo RAM (F-CE, S-CE
- Power Up Sequence
- Device Decoupling
Maximum difference (between F-V
S-CE
If the two memories are active together, possibly they may not operate normally by interference noises or data
collision on DQ bus.
Both F-V
Smartcombo RAM data retention mode.
When turning on Flash memory power supply, keep F-RST low. After F-V
more than 100 nsec.
The power supply is needed to be designed carefully because one of the Smartcombo RAM and the Flash Memory is in
standby mode when the other is active. A careful decoupling of power supplies is necessary between
Smartcombo RAM and Flash Memory. Note peak current caused by transition of control signals (F-CE, S-CE
1
should not be low and S-CE
CC
and S-V
CC
are needed to be applied by the recommended supply voltage at the same time except
2
CC
should not be high when F-CE is low simultaneously.
and S-V
CC
L R S1 8 3 6
) of the voltage is less than 0.3V.
CC
reaches over 2.7V, keep F-RST low for
1
, S-CE
2
)
1
, S-CE
2
).
37