LRS1806C Sharp Electronics, LRS1806C Datasheet
LRS1806C
Specifications of LRS1806C
Available stocks
Related parts for LRS1806C
LRS1806C Summary of contents
Page 1
... P S RODUCT PECIFICATIONS 64M (x16) Boot Block Flash and 16M (x16) SCRAM ® LRS1806C Stacked Chip (Model No.: LRS1806C) Spec No.: EL14X024 Issue Date: October 10, 2002 Integrated Circuits Group ...
Page 2
...
Page 3
Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. When using the products covered herein, please ...
Page 4
Description ...
Page 5
... Description The LRS1806C is a combination memory organized as 4,194,304 x16 bit flash memory and 1,048,576 x16 bit Smartcombo RAM in one package. Features - Power supply - Operating temperature - Not designed or rated as radiation hardened - 72pin CSP (LCSP072-P-0811) plastic package - Flash memory has P-type bulk silicon, and Smartcombo RAM has P-type bulk silicon ...
Page 6
Pin Configuration ...
Page 7
Pin Address Inputs (Common F Address Inputs (Flash) F-A 21 S-A Address Input (Smartcombo RAM) 17 F-CE Chip Enable Input (Flash) S-CE Chip ...
Page 8
Truth Table (1) 3.1 Bus Operation Smart F-CE F-RST F-OE F-WE S-CE Flash combo Notes RAM Read 3,5 Output 5 Standby L Disable Write 2,3,4,5 Read 3,5 Output 5 Sleep L Disable Write 2,3,4,5 Read 5,6 Output Standby ...
Page 9
Simultaneous Operation Modes Allowed with Four Planes IF ONE Read PARTITION IS: Read ID Array Read Array X X Read Read Status X X Read Query X X Word Program X X Page Buffer X ...
Page 10
Block Diagram F-A , F F-CE F-OE F-WE F-WP F-RST S-A 17 S-CE 1 S-CE 2 S-OE S-WE S-LB S- ...
Page 11
Command Definitions for Flash Memory 5.1 Command Definitions Command Cycles Req’d Read Array Read Identifier Codes Read Query Read Status Register Clear Status Register Block Erase Full Chip Erase Program Page Buffer Program Block Erase and (Page Buffer) ...
Page 12
If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next. 9. ...
Page 13
Identifier Codes for Read Operation Manufacturer Code Manufacturer Code Device Code 64M Bottom Parameter Device Code Block is Unlocked Block is Locked Block Lock Configuration Code Block is not Locked-Down Block is Locked-Down Device Configuration Code Partition Configuration ...
Page 14
Functions of Block Lock and Block Lock-Down (1) State F- [000 ( [001] [011 [100 ( [101] ( [110] [111 Notes: 1. ...
Page 15
Block Locking State Transitions upon F-WP Transition Previous State State - [000] - [001] (2) [110] [011] (2) Other than [110] - [100] - [101] - [110] - [111] Notes: 1. “F- 1” means that F-WP ...
Page 16
Status Register Definition WSMS BESS BEFCES 7 6 SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.7 = WRITE STATE MACHINE STATUS (WSMS Ready 0 = Busy SR.6 = BLOCK ERASE ...
Page 17
SMS XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS Page Buffer Program available 0 = Page Buffer Program not available XSR.6-0 = RESERVED FOR FUTURE ...
Page 18
PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are merged into one partition. (default in ...
Page 19
Memory Map for Flash Memory Bottom Parameter BLOCK NUMBER ADDRESS RANGE 134 32K-WORD 133 32K-WORD 132 32K-WORD 131 32K-WORD 130 32K-WORD 129 32K-WORD 128 32K-WORD 127 32K-WORD 12 32K-WORD 125 32K-WORD 124 32K-WORD 123 32K-WORD 122 32K-WORD 121 ...
Page 20
Absolute Maximum Ratings Symbol Parameter V Supply voltage CC V Input voltage IN T Operating temperature A T Storage temperature STG F-V F-V voltage PP PP Notes: 1. The maximum applicable voltage on any pins with respect to ...
Page 21
DC Electrical Characteristics Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I F-V Standby Current CCS CC F-V Automatic Power Savings CC I CCAS Current I F-V Reset Power-Down Current CCD CC Average ...
Page 22
Symbol Parameter I S-V Standby Current S-V Sleep Mode Current SLP CC I S-V Operation Current CC1 CC I S-V Operation Current CC2 CC V Input Low Voltage IL V Input High Voltage IH V Output ...
Page 23
AC Electrical Characteristics for Flash Memory 12.1 AC Test Conditions Input pulse level Input rise and fall time Input and Output timing Ref. level Output load 12.2 Read Cycle Symbol t Read Cycle Time AVAV t Address to ...
Page 24
Write Cycle (F-WE / F-CE Controlled) Symbol t Write Cycle Time AVAV F-RST High Recovery to F-WE (F-CE) Going Low PHWL PHEL F-CE (F-WE) Setup to F-WE (F-CE) Going Low ELWL WLEL ...
Page 25
Block Erase, Full Chip Erase, (Page Buffer) Program Performance Symbol Parameter 4K-Word Parameter Block t WPB Program Time 32K-Word Main Block t WMB Program Time t / WHQV1 Word Program Time t EHQV1 t / 4K-Word Parameter Block ...
Page 26
Flash Memory AC Characteristics Timing Chart AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier Codes or Query Code (A) 21 F-CE ( F-OE (G) ...
Page 27
AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks (A) 21 (A) 2 F-CE ( (G) F-OE V ...
Page 28
AC Waveform for Write Operations(F-WE / F-CE Controlled ...
Page 29
Reset Operations Symbol F-RST Low to Reset during Read t PLPH (F-RST should be low during power-up.) t F-RST Low to Reset during Erase or Program PLRH t F-V 2.7V to F-RST High VPH CC t F-V 2.7V ...
Page 30
AC Electrical Characteristic for Smartcombo RAM 13.1 AC Test Conditions Input pulse level Input rise and fall time Input and Output timing Ref. level Output load Note: 1. Including scope and socket capacitance. (1,2,3) 13.2 Read Cycle Symbol ...
Page 31
Write Cycle Symbol t Write Cycle Time WC t Chip Enable to End of Write CW t Address Setup to S-CE Low ASC 1 t Address Hold to S-CE High AHC 1 t S-CE High Pulse Width ...
Page 32
Power Up Timing Symbol t S-CE , S-CE Setup Time after Power Up SHU Standby Hold Time after Power Up HPU (1) 13.5 Sleep Mode Timing Symbol t S-CE High Setup Time for Sleep Mode ...
Page 33
Smartcombo RAM AC Characteristics Timing Chart Read Cycle Timing Chart V IH ddress S- S- High-Z D OUT V ...
Page 34
Write Cycle Timing Chart (S-WE Controlled Address S- S- OUT Notes: ...
Page 35
Write Cycle Timing Chart (S-UB, S-LB Controlled ...
Page 36
Standby Mode Timing V IH ddress S- ctive Note: 1. When S-CE = High, the device will be in the standby cycle. In this case data DQ pins are High-Z 1 and ...
Page 37
Sleep Mode Timing Address Skew Timing Address S- from firs address change o ...
Page 38
Address Skew Timing Address S- from ac iva e o las address change. SKEW Address Skew Timing Address ...
Page 39
Data Retention Timing 1 IH Address Note: 1. This applies for both read and write. Data Retention Timing Address S- This ...
Page 40
Notes This product is a stacked CSP package that a 64M (x16) bit Flash Memory and a 16M (x16) bit Smartcombo RAM are assembled into. - Supply Power Maximum difference (between F-V - Power Supply and Chip Enable ...
Page 41
Flash Memory Data Protection Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted ...
Page 42
Design Considerations 1. Power Supply Decoupling To avoid a bad effect to the system by flash memory and Smartcombo RAM power switching characteristics, each device should have a 0.1µF ceramic capacitor connected between F-V between S-V and GND. ...
Page 43
...
Page 44
...
Page 45
...
Page 46
...
Page 47
...
Page 48
...
Page 49
...
Page 50
...
Page 51
...
Page 52
...
Page 53
A-1 RECOMMENDED OPERATING CONDITIONS A-1.1 At Device Power-Up AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not ...
Page 54
A-1.1.1 Rise and Fall Time Symbol t F-V Rise Time Input Signal Rise Time R t Input Signal Fall Time F NOTES: 1. Sampled, not 100% tested. 2. This specification is applied for not only the ...
Page 55
A-1.2 Glitch Noises Do not input the glitch noises which are below V as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a). Input Signal V (Min (Max.) IL Input Signal ...
Page 56
A-2 RELATED DOCUMENT INFORMATION Document No. AP-001-SD-E AP-006-PT-E AP-007-SW-E NOTE: 1. International customers should contact their local SHARP or distribution sales office. (1) Document Name Flash Memory Family Software Drivers Data Protection Method of SHARP Flash Memory RP#, V ...
Page 57
B-1 POWER UP SEQUENCE OF Smartcombo RAM When turning on Smartcombo RAM power supply, the following sequence is needed. B-1.1 Sequence of Smartcombo RAM Power Supply (1) Supply power. (2) Keep S-CE low longer than or equal to 50µs. ...
Page 58
... Head Office: No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp EUROPE SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com SINGAPORE SHARP Electronics (Singapore) PTE., Ltd. ...